Yamaha RX-V377 Series Service Manual page 67

Hide thumbs Also See for RX-V377 Series:
Table of Contents

Advertisement

Pin
Port Name
No.
1
PK6/AIN14
N_FCT
2
PK7/AIN15
(no_use)
3
AVSS
AVSS
4
VREFH
VREFH
5
/RESET
CPU_N_RST
6
MODE
MODE
7
PL0/SDA0/SO0/TB0OUT
HDMI_SDA
8
PL1/SCL0/SI0/TB1OUT
HDMI_SCL
9
PL2/SCK0/TB2OUT
HDMI_N_RST
10
PL3/INT0/TB3OUT
HDMI_N_INT
11
PL4/TXD1/TB4OUT
DSP_MOSI
12
PL5/RXD1/TB5OUT
DSP_MISO
13
PL6/SCLK1/TB6OUT//CTS1 DSP_SCK
14
PL7/INT1/TB7OUT
DSP_N_INT
15
DVSS
DVSS
16
PM0/SCLK2/TB1N0//CTS2
DIR_N_CS
17
PM1/TXD2/TB1N1
DIR_N_RST
18
PM2/RXD2//ALARM
DSP_N_CS
19
PM3/INT2/TB3OUT
DIR_N_INT
20
PM4/SCLK3//CTS3
DSP_N_RST
21
PM5/TXD3
DSP_N_RDY
22
PM6/RXD3
DSP_FMT
23
PM7/INT3
DAC_N_CS
24
PN0/TXD4
FLASH_TXD
25
PN1/RXD4
FLASH_RXD
26
PN2/SCLK4/TB2IN0//CTS4
232C_N_CTS
27
PN3/INT4/TB2IN1/RMC0
232C_INT
28
PN4/TXD5
232C_RTS
29
PN5/RXD5
NCPU_SPI_REQ
30
PN6/SCLK5/TBFIN0//CTS5
NCPU_SPI_RDY
31
PN7/INT8/TBFIN1/RMC1
NCPU_AMUTE
32
PO0/TXD6/TB8OUT
NCPU_SPI_MOSI
33
PO1/RXD6/TB9OUT
NCPU_SPI_MISO
34
PO2/SCLK6/TBAOUT//CTS6 NCPU_SPI_SCK
35
PO3/INT9/TBBOUT
NCPU_SPI_N_CS
36
PO4/TXD7/TBCOUT
NCPU_N_RST
37
PO5/RXD7/TBDOUT
NCPU_MODE
38
PO6/SCLK7/TBEOUT//CTS7 NDAC_N_MT
39
PO7/INTA/TBFOUT
AMP_LMT
40
PP0//CS2
DIR_SDO
41
PP1
DIR_WCK
42
PP2//BLS0/SPDO
OSDFS_MOSI
43
PP3//BLS1/SPDI
OSDFS_MISO
44
PP4//WE/SPCLK
OSDFS_SCK
45
PP5//OE/SPFSS
OSDFS_N_CS
46
PP6//ALE
OSDFS_BUS_SEL
47
DVDD3B
DVDD3B
48
DVSS
DVSS
Function Name
(P.C.B.)
I+
I+
MCU
MCU
MCU
MCU
MCU
MCU
MCU
MCU
HiZ
HiZ
HiZ
HiZ
O
HiZ
I
I
O
O
I
I
HiZ
HiZ
I
I
MCU
MCU
O
O
O
HiZ
O
O
I
I
O
HiZ
I
I
HiZ
HiZ
O
O
HiZ
HiZ
I+
I+
I+
I+
O
O
O
O
I–
I–
I
I
I
I
O
HiZ
I
I
O
O
O
O
O
HiZ
I–
I–
O
O
O
O
O
O
I
I
O
HiZ
I–
I–
O
O
HiZ
HiZ
O
HiZ
MCU
MCU
MCU
MCU
I/O
I+
I
FCT detection
MCU
MCU
Microprocessor ground
MCU
MCU
Microprocessor power supply
MCU
MCU
Reset input
MCU
MCU
Mode terminal (GND)
HiZ
HiZ
HDMI Rx/Tx 12C SDA input and output
HiZ
HiZ
HDMI Rx/Tx 12C SCL output
O
O
HDMI RxTx reset
I
I
Interrupt input from HDMI RxTx
O
O
DSP, DIR, DAC synchronization data output
I
I
DSP, DIR synchronization data input
HiZ
HiZ
DSP, DIR, DAC synchronization clock output
I
I
Interrupt input from DSP
MCU
MCU
Microprocessor ground
O
O
DIR chip select
HiZ
HiZ
DIR reset
O
O
DSP chip select
I
I
DIR interrupt input
O
O
DSP reset
I
I
DSP Ready input
HiZ
HiZ
DSP Full Mute output
O
O
DAC chip select
HiZ
HiZ
Serial port for F/W writing
I+
I
Serial port for F/W writing
I+
I
Serial port for F/W writing
O
O
Serial port for F/W writing interrupt
O
O
Serial port for F/W writing
I–
I–
NET SPI request
I
I
NET SPI Ready
I
I
NET audio mute request
O
O
NET SPI data output
I
I
NET SPI data input
O
O
NET SPI clock output
O
O
NET SPI chip select output
O
O
NET CPU reset output
+3.3V: Normal operation / 0V: MAC address writing
I–
I–
permission
O
O
Mute control
O
O
Limiter control output
O
O
DIR, SDO input for CDDA writing
I
I
DIR, WCK input for CDDA writing
O
O
OSD Flash synchronization data output
I–
I–
OSD Flash synchronization data input
O
O
OSD Flash synchronization clock output
HiZ
HiZ
OSD Flash chip select control from Microprocessor
Connection switching of Microprocessor SPI and HDMI
O
O
OSD SPI to OSD Flash SPI
MCU
MCU
Microprocessor power supply
MCU
MCU
Microprocessor ground
RX-V377/HTR-3067
Detail of Function
67

Advertisement

Table of Contents
loading

Table of Contents