Instruction Opcodes - Siemens C16 Series Instruction Set Manual

4

Instruction Opcodes

The following pages list the instructions of the 16-bit microcontrollers ordered by their hexadecimal
opcodes. This helps to identify specific instructions when reading executable code, ie. during the
debugging phase.
Notes for Opcode Lists
1) These instructions are encoded by means of additional bits in the operand field of the
instruction
x0 – x7 :
H H
x8 – xB :
H H
xC – xF :
H H
For these instructions only the lowest four GPRs, R0 to R3, can be used as indirect address
pointers.
2) These instructions are encoded by means of additional bits in the operand field of the
instruction
00xx.xxxx :
B
01xx.xxxx :
B
10xx.xxxx :
B
11xx.xxxx :
B
The ATOMIC and EXTended instructions are not available in the SAB 8XC166(W) devices.
Notes on the JMPR Instructions
The condition code to be tested for the JMPR instructions is specified by the opcode.
Two mnemonic representation alternatives exist for some of the condition codes.
Notes on the BCLR and BSET Instructions
The position of the bit to be set or to be cleared is specified by the opcode. The operand
'bitoff.n' (n = 0 to 15) refers to a particular bit within a bit-addressable word.
Notes on the Undefined Opcodes
A hardware trap occurs when one of the undefined opcodes signified by '----' is decoded by
the CPU.
Semiconductor Group
30Mar98@15:00h
Rw, #data3 or
Rw, [Rw] or
Rw, [Rw +] or
EXTS or
EXTP
EXTSR or
EXTPR
C166 Family Instruction Set
Rb, #data3
Rb, [Rw]
Rb, [Rw +]
ATOMIC
EXTR
21
Instruction Opcodes
Version 1.2, 12.97