Emmc Port; Vb1 Out - TCL U65S9906 Service Manual

Hide thumbs Also See for U65S9906:
Table of Contents

Advertisement

12
11

eMMC port

H
VCCQ_EMMC
NC/
10K
R223
U202
EMMC_CLK
R271
W6
J3
0R
CLK
D4
EMMC_CMD
R251
W5
J4
0R
CMD
D5
EMMC_D0
R214 0R
H3
J5
D0
D6
EMMC_D1
R213 0R
H4
J6
D1
D7
EMMC_D2
H5
R5
R215 0R
D2
DS
EMMC_D3
J2
U5
R216 0R
D3
RESET
K6
M6
VDD_IF4
VDD3
W4
N5
VDD_IF3
VDD2
Y4
T10
VCCQ_EMMC
VDD_IF2
VDD1
C223
AA3
U9
VDD_IF
VDD
AA5
VDD_IF1
0.1U
T5
M7
OPTION1
VSS1
K4
P5
VSS
VSS2
Y2
R10
VSS5
VSS3
Y5
U8
GND
VSS6
VSS4
AA4
H6
VSS7
OPTION2
AA6
K2
GND
VSS8
CREG/VDDI
GND
C227
C211
THGBMBG7D2K
2U2
Real Material:13-EMM16G-TSB
0.1U
G
GND
EMMC_1V8
T
EMMC_1V8
U200
C202
C220
AS1117-1.8
10U
NC/
1000P
AVDD3V3
C210
0.1U
C203
GND
10U
GND
F
CONFIG
STRAPPING
LED_PWM0
LED_PWM1
LED_PWM2
E
STARPPING
ICE mode+24M+ROM to eMMC boot from
eMMC pins(share pins w/s NAND)
ICE mode+24M+serial boot
ICE mode+24M+ROM to 60bit ECC Nand boot
ICE mode+24M+serial boot(with GPIO)
VCCK_1V0
CORE POWER
C205
C264
C263
C239
C262
0.1U
NC/
10U
D
GND
GND
GND
GND
GND
VCCK_1V0
Close to Main Chip
C204
C265
C233
C232
C231
0.1U
0.1U
0.1U
GND
GND
GND
GND
GND
C
B
When input is 24V reset vol:16.9V
When input is 12V reset vol:8.4V
When input is 24V:R1 1K5
R200
C212
When input is 12V:R1 3K9
1U
NC/
3K9
GND
A
12
11
10
9
8
eMMC VCC Power
EMMC_1V8
R275
VCCQ_EMMC
0R
EMMC_D4
R217
0R
R218
EMMC_D5
0R
EMMC_D6
R219
0R
DVDD3V3
EMMC_D7
VCC_EMMC
R272
R211
0R
R279
EMMC_DS
0R
0R
EMMC_RST#
VCC_EMMC
VCC_EMMC
4K7
C267
R212
3P3
C235
4.7PF
C208
0.1U
10U
GND
VCCQ_EMMC
GND
C219
C218
C217
0.1U
0.1U
0.1U
GND
VCCQ_EMMC
C240
C200
10U
0.1U
GND
C215
C237
C216
1U
0.1U
0.1U
Close to Main Chip
GND
XTALO
R202
XTALI
R220
4K7
0R
R203
4K7
24M
X24M
C236
C238
R204
4K7
27P
27P
GND
GND
GND
LED_PWM0 LED_PWM1
LED_PWM2
0
0
0
1
0
0
1
0
0
0
1
1
3V3SB
3V3SB
When MP NC
P200
U0RX
T
1
R262 100R
U0RX
2
U0TX
R263 100R
3
T
For ESD
U0TX
4
GND-1
T
Only for debug
GND
3V3SB
C230
C266
0.1U
0.1U
R256 4K7
POR_OPT
NC/
GND
GND
R252 0R
Internal POR
External Reset
R256:NC
R256:Mount
GND
R252:Mount
R252:NC
Reset at low level
When input is 24V,reset time is 70ms
When input is 12V,reset time is 80ms
MAIN_PWR
3V3SB
R201
NC/
8K2
R248
0R
R205
R244
D200
33K
NC/
100K
NC/
BAS316
Q200
E
BT3906
MCU_RST
B
T
C
R247
3K3
R246
ORESETB
100K
NC/
C221
C226
C225
R245
1U
0.01U
0.1U
GND
47K
GND
GND
10
9
8
7
6
5

VB1 OUT

...
...
...
...
DD-MM
...
...
DD-MM
...
...
...
...
...
...
DD-MM
DD-MM
...
...
...
...
Index-Lab
DATE
NAME
DESCRIPTION
Last modif
Last saved :
4-14-2009_15:30
7
6
5
4
3
DVDD3V3
UM1
R221
R222
R283
R284
4K7
4K7
4K7
4K7
OSDA0
AU36
OSDA0
OSCL0
AV37
OSCL0
PANEL_SDA
AT37
OSDA1
PANEL_SCL
AR36
OSCL1
3V3SB
XTALI
H37
XTALI
XTALO
H38
XTALO
AVDD33_PDW_STB
R29
AVDD33_PDW_STB
VCCQ_EMMC
AN38
VCC3IO_EMMC
AVDD33_RGB_STB
R30
AVDD33_RGB_STB
M25
AVSS33_RGB
AVDD33_PLL_STB
GND
R28
AVDD33_PLL_STB
AVDD1V0_STB
AVDD10_PDW_STB
C228
C234
C229
W38
AVDD10_PDW_STB
0.1U
0.1U
0.1U
AVDD10_ETH_STB
W37
AVDD10_ETH_STB
POR_OPT
V36
GND
GND
GND
POR_OPT
C261
0.1U
MT5658
GND
UM1
AVDD1V0_LVDS
AVDD1V0_STB
AV22
AVDD10_LVDS_STB
C244
0.1U
AU26
TXE0+
AE0P
AVDD33_LVDSA
C243
0.1U
AV26
TXE0-
AE0N
0.1U
AVDD3V3
M28
AR26
TXE1+
C242
AVDD33_LVDSA
AE1P
AT26
TXE1-
C245
0.1U
AE1N
AR25
TXE2+
C260
0.1U
AE2P
TXE2-
AT25
C241
0.1U
AE2N
AU24
TXEC+
C222
0.1U
AECKP
TXEC-
AV24
C224
0.1U
AECKN
C214
0.1U
AR24
TXE3+
AE3P
TXE3-
C213
0.1U
AT24
AE3N
AR23
TXE4+
C209
0.1U
AE4P
AT23
TXE4-
C207
0.1U
AE4N
REXT_VPLL
AU22
AU30
TXO0+
C259
0.1U
REXT_VPLL
AO0P
AV30
TXO0-
C258
0.1U
AO0N
AR30
TXO1+
C255
0.1U
AO1P
C254
0.1U
AT30
TXO1-
R208
AO1N
C253
0.1U
AR29
TXO2+
AO2P
6K8
AT29
TXO2-
C252
0.1U
+/-1%
AO2N
AU28
TXOC+
C251
0.1U
AOCKP
AV28
TXOC-
C250
0.1U
AOCKN
AR28
TXO3+
C248 0.1U
AO3P
AT28
TXO3-
C249
0.1U
GND
AO3N
C247
0.1U
AR27
TXO4+
AO4P
C246
0.1U
AT27
TXO4-
AO4N
Place the Cap Close to main chip
MT5658
AVDD1V0_STB
AVDD3V3
Close to AVDD1V0_LVDS
AVDD1V0_STB
Close to AVDD33_LVDSA
AVDD3V3
C256
C201
C257
0.1U
1U
NC/
0.1U
GND
GND
Analog Power
SBU :
TCLNO:
SHEN ZHEN
40-MT57EU-TEA4HG
NANSHAN DISTRICT
NO.1001 ZHONGSHANYUAN ROAD
DESIGNATION
+86 0755 3331 2257
DRAWN
...........
ON:
BY:
4
3
2
1
H
DVDD3V3
AG36
U0TX
U0TX
AF37
U0RX
R265
U0RX
LD_TX
4K7
AP36
U1TX
R266
AR37
LD_RX
U1RX
4K7
AJ38
EMMC_CMD
POWE__B
AH38
POOE__B
AJ33
POCE1__B
AM35
POCE0__B
AK35
EMMC_D7
PDD7
AJ36
EMMC_D6
PDD6
AJ35
EMMC_D5
PDD5
EMMC_D4
AN37
PDD4
AM37
EMMC_D3
PDD3
AL37
EMMC_D2
PDD2
AM36
PDD1
AL34
PDD0
AH35
PARB__B
AJ37
EMMC_D1
PACLE
AL38
EMMC_D0
PAALE
AK36
EMMC_CLK
EMMC_CLK
AN35
EMMC_RST#
EMMC_RSTB
AK34
EMMC_DS
EMMC_DS
AE35
OPWRSB
G
OPWRSB
R35
ORESETB
ORESETB
V32
OIRI
OIRI
G20
FSRC_WR
FSRC_WR
AE37
STB_SCL
AE38
R257
STB_SDA
4K7
GND
F
E
D
R6P
R6M
R7P
R7M
OSD_R0P
OSD_R0M
OSD_R1P
OSD_R1M
OSD_R2P
OSD_R2M
OSD_R3P
OSD_R3M
R0P
R0M
R1P
R1M
R2P
R2M
R3P
R3M
R4P
R4M
R5P
R5M
C
TCL
A
CHECKED
PAGE:
4
TCL
ON:
DD-MM-YY
BY:
OF :
9
ROKU
2
1
FORMAT DIN A1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents