Aaeon AEC-6977 User Manual

Fanless embedded box pc
Table of Contents

Advertisement

Quick Links

AEC-6977
Fanless Embedded Box PC
rd
User's Manual 3
Ed
Last Updated: January 13, 2017

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the AEC-6977 and is the answer not in the manual?

Questions and answers

Summary of Contents for Aaeon AEC-6977

  • Page 1 AEC-6977 Fanless Embedded Box PC User’s Manual 3 Last Updated: January 13, 2017...
  • Page 2 AAEON assumes no liabilities resulting from errors or omissions in this document, or from the use of the information contained herein. AAEON reserves the right to make changes in the product design without notice to its users.
  • Page 3 Acknowledgement All other products’ name or trademarks are properties of their respective owners. Microsoft Windows is a registered trademark of Microsoft Corp.  Intel, Pentium, Celeron, and Xeon are registered trademarks of Intel Corporation  Atom is a trademark of Intel Corporation ...
  • Page 4 Packing List Before setting up your product, please make sure the following items have been shipped: Item Quantity AEC-6977  Phoenix power connector  M3 x 4mm screws  6# -32 x 10mm screws  Wallmount bracket  Product DVD with User’s Manual (in pdf) and drivers ...
  • Page 5 (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the AAEON.com for the latest version of this document. Preface...
  • Page 6 All cautions and warnings on the device should be noted. All cables and adapters supplied by AAEON are certified and in accordance with the material safety laws and regulations of the country of sale. Do not use any cables or adapters not supplied by AAEON to prevent system malfunction or fires.
  • Page 7 As most electronic components are sensitive to static electrical charge, be sure to ground yourself to prevent static charge when installing the internal components. Use a grounding wrist strap and contain all electronic components in any static-shielded containers. If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii.
  • Page 8 FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation.
  • Page 9 China RoHS Requirements (CN) 产品中有毒有害物质或元素名称及含量 AAEON Embedded Box PC/ Industrial System 有毒有害物质或元素 部件名称 铅 汞 镉 六价铬 多溴联苯 多溴二苯醚 (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) 印刷电路板 ○ ○ ○ ○ ○ ○ 及其电子组件 外部信号 ○ ○ ○ ○ ○ ○...
  • Page 10 China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Embedded Box PC/ Industrial System Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB &...
  • Page 11: Table Of Contents

    Table of Contents Chapter 1 - Product Specifications ..................1 Specifications ......................2 Chapter 2 – Hardware Information ..................5 Dimensions ....................... 6 Jumpers and connectors..................7 List of Jumpers ......................8 2.3.1 Clear CMOS Jumper (JP1) .............. 9 2.3.2 Clear ME (JP2) ...................
  • Page 12 PCI Card Installation ....................24 Wallmount Bracket Installation ................26 Chapter 3 - AMI BIOS Setup ....................27 System Test and Initialization ................28 AMI BIOS Setup ..................... 29 Setup Submenu: Main ..................30 Setup Submenu: Advanced ................. 31 3.4.1 ACPI Settings ...................
  • Page 13 3.4.10 Advanced: H/W Monitor .............. 50 3.4.11 Advanced: Digital IO ..............51 Setup submenu: Chipset ..................52 3.5.1 Chipset: PCH-IO Configuration........... 53 3.5.2 Chipset: System Agent (SA) Configuration ....... 54 Setup submenu: Boot ................... 56 3.6.1 Boot: BBS Priorities ................ 57 Setup submenu: Security ..................
  • Page 14: Chapter 1 - Product Specifications

    Chapter 1 Chapter 1 - Product Specifications...
  • Page 15: Specifications

    Specifications System Intel® 3rd Generation Core™ i/ Celeron® Pr°Cessor  Pr°Cessor (FCBGA1023) 204-pin DDR3 1066/1333 MHz SODIMM x 2, System Memory  up to 16 GB Intel® QM77 Chipset  CFast™ x 1 Storage  SSD/HDD: SATA 6.0 Gb/s x 2 (SATA 0, 2), SATA 3.0 Gb/s x 2 (SATA 2, 3), support RAID 0, 1, 5, 10 USB 3.0 x 2...
  • Page 16 LED for power status x 1 Front Indicators  LED for HDD status x 1 PCIe[x1] x 2 (optional) Expansion Slot  PCI x2 (optional, limited to 2.1A@12V) Mini card x2 (optional) SIM x 1 (optional) Windows ® OS Support ...
  • Page 17 -4°F ~ 140°F (-20°C ~ 60°C) (35W TDP CPU) -4°F ~ 167°F (-20°C ~ 65°C) (17W TDP CPU, not include riser card -20 ~ 70°C (-4 ~ 158°F) Storage Temperature  Operating Humidity  Anti-Vibration 3 g rms/ 5~500 Hz/ operation-CFast™; ...
  • Page 18: Chapter 2 - Hardware Information

    Chapter 2 Chapter 2 – Hardware Information...
  • Page 19: Dimensions

    Dimensions AEC-6977 Unit:mm CFast Audio COM6 HDMI Reset COM2 FG -V +V DC IN POWER Grounding COM4 COM3 COM1 LAN2 LAN1 COM5 Chapter 2 – Hardware Information...
  • Page 20: Jumpers And Connectors

    Jumpers and connectors Chapter 2 – Hardware Information...
  • Page 21: List Of Jumpers

    List of Jumpers Please refer to the table below for all of the system’s jumpers that you can configure for your application Label Function Clear CMOS Clear ME Inverter Power Selection LVDS Port Backlight Lightness Control Mode Selection LVDS Voltage Selection RS-232/422/485 Selection COM6 +12V/+5V/RING Selection JP11...
  • Page 22: Clear Cmos Jumper (Jp1)

    2.3.1 Clear CMOS Jumper (JP1) Function Normal (Default) Clear CMOS 2.3.2 Clear ME (JP2) Function Normal (Default) Clear ME 2.3.3 Inverter Power Selection (JP3) Function +12V (Default) 2.3.4 LVDS Port Backlight Lightness Control Mode Selection (JP4) Function PWM MODE VR MODE (Default) Chapter 2 –...
  • Page 23: Lcd Voltage Selection (Jp5)

    2.3.5 LCD Voltage Selection (JP5) Function +3.3V (Default) 2.3.6 Isolation COM2 RS232/RS485/RS422 selection (JP8) Function RS232 1-2,3-4,5-6 close RS422 3-4 close , 1-2 5-6 open RS485 5-6 close , 1-2 3-4 open 2.3.7 COM6 +12V/+5V/Ring Selection (JP9) Function +12V Ring (Default) 2.3.8 COM5 +12V/+5V/Ring Selection (JP11) JP11 Function...
  • Page 24: Auto Power Button (J6)

    2.3.9 Auto Power Button (J6) Function OPEN ATX (Default) Chapter 2 – Hardware Information...
  • Page 25: List Of Connectors

    List of Connectors Please refer to the table below for all of the system’s connectors that you can configure for your application Label Function Front Panel Connector 4-pin ATX Power +12V Connector CN6 ~ CN7 LAN / USB Connector CFast™ Connector CN10 COM3 RS-232 Box Header CN11...
  • Page 26 Label Function FAN1~ FAN2 4 Pin Fan Connector AUDIO1 AUDIO Connector Chapter 2 – Hardware Information...
  • Page 27: Sata Power (Pwr1~Pwr2)

    2.4.1 SATA Power (PWR1~PWR2) Signal +12V 2.4.2 Front Panel Connector (CN4) Signal Signal Power On Button (-) Power On Button (+) HDD LED (-) HDD LED (+) SPEAKER(-) SPEAKER(+) Power LED (-) Power LED (+) Reset Switch (-) Reset Switch (+) 2.4.3 LVDS Connector (CN17) Signal Signal...
  • Page 28: Lvds Inverter/ Backlight Connector (Cn18)

    Signal Signal LVDSA_DATA3# LVDSA_DATA3 LVDS_DDC_DATA LVDS_DDC_CLK LVDSB_DATA0# LVDSB_DATA0 LVDSB_DATA1# LVDSB_DATA1 LVDSB_DATA2# LVDSB_DATA2 LVDSB_DATA3# LVDSB_DATA3 LVDSVCC LVDSB_CLK# LVDSB_CLK 2.4.4 LVDS Inverter/ Backlight Connector (CN18) Signal Signal BKL_CTL BKL_EN 2.4.5 RS-232/422/485 Pin DEFINE (COM2) RS-232 Signal Signal Chapter 2 – Hardware Information...
  • Page 29: Box Header (Com3)

    RS-422 Signal Signal TXD- RXD+ TXD+ RXD- Ground RS-485 Signal Signal Ground 2.4.6 RS-232 Box Header (COM3) Signal Signal Chapter 2 – Hardware Information...
  • Page 30: Box Header (Com4)

    2.4.7 RS-232 Box Header (COM4) Signal Signal 2.4.8 USB Box Header (USB3~USB4) Signal Signal USBD- USBD+ USBD+ USBD- Chapter 2 – Hardware Information...
  • Page 31: Hdd Installation

    Unfasten the six screws on the bottom lid and three screws on the front and rear panel. Place the HDD to the HDD bracket and fasten the four screws to the bottom lid of the AEC-6977. Chapter 2 – Hardware Information...
  • Page 32 Fasten the screws on the front and rear panels, and the brackets of AEC-6977. Chapter 2 – Hardware Information...
  • Page 33: Memory Card Installation

    Memory Card Installation Unfasten the six screws on the bottom lid and three screws on the front and rear panel. Insert the thermal pad to the memory slot first. Chapter 2 – Hardware Information...
  • Page 34 Remove the Release Paper (Liner) from the Heatsink module. Line up the left leg of the Heatsink module with the round hole on the RAM card and the right leg with the edge of the RAM card as the following graphic shows. Then combine the Heatsink with the RAM card.
  • Page 35 Insert the combined RAM module to the mainboard. (Single RAM) (Dual RAM) Chapter 2 – Hardware Information...
  • Page 36 Fasten the screws on the front and rear panels, and the brackets of AEC-6977. Chapter 2 – Hardware Information...
  • Page 37: Pci Card Installation

    PCI Card Installation Unfasten the six screws on the bottom lid and three screws on the front and rear panel. Insert the PCI bracket and fasten the two screws to fix the PCI bracket. Chapter 2 – Hardware Information...
  • Page 38 Install a hold-down bracket to fix the PCI Card and make sure the PCI Card installs properly. Then, use two screws to fix the hold-down bracket. Fasten the screws on the front and rear panels, and the brackets of AEC-6977. Chapter 2 – Hardware Information...
  • Page 39: Wallmount Bracket Installation

    Wallmount Bracket Installation Fasten the brackets with the appropriate screws. Chapter 2 – Hardware Information...
  • Page 40: Chapter 3 - Ami Bios Setup

    Chapter 3 Chapter 3 - AMI BIOS Setup...
  • Page 41: System Test And Initialization

    System Test and Initialization The system uses certain routines to perform testing and initialization. If an error, fatal or non-fatal, is encountered, a few short beeps or an error message will be outputted. The board can usually continue the boot up sequence with non-fatal errors. The system configuration verification routines check the current system configuration against the values stored in the CMOS memory.
  • Page 42: Ami Bios Setup

    AMI BIOS Setup The AMI BIOS ROM has a pre-installed Setup program that allows users to modify basic system configurations, which is stored in the battery-backed CMOS RAM and BIOS NVRAM so that the information is retained when the power is turned off. To enter BIOS Setup, press <Del>...
  • Page 43: Setup Submenu: Main

    Setup Submenu: Main Chapter 3 – AMI BIOS Setup...
  • Page 44: Setup Submenu: Advanced

    Setup Submenu: Advanced Chapter 3 – AMI BIOS Setup...
  • Page 45: Acpi Settings

    3.4.1 ACPI Settings Options summary: Suspend mode Suspend Disabled S1 only (CPU Stop Clock) S3 only (Suspend to RAM) Optimal Default, Failsafe Default Select the ACPI state used for System Suspend Chapter 3 – AMI BIOS Setup...
  • Page 46: Advanced: Trusted Computing

    3.4.2 Advanced: Trusted Computing Options summary: Security Device Disable Optimal Default, Failsafe Default Support Enable Enables or Disabled BIOS support for security device. Chapter 3 – AMI BIOS Setup...
  • Page 47: Advanced: S5 Rtc Wake Settings (Fixed Time)

    3.4.3 Advanced: S5 RTC Wake Settings (Fixed Time) 3.4.3.1 S5 RTC Wake Settings: Wake system with Fixed Time Options summary: Wake system with Fixed Time Disabled Optimal Default, Failsafe Default Enabled En/Disable System wake on alarm event. When enabled, System will wake on the hr:min:sec specified Wake up day 0-31...
  • Page 48: S5 Rtc Wake Settings: Wake System With Dynamic

    3.4.3.2 S5 RTC Wake Settings: Wake system with Dynamic Time Options summary: Wake system with Dynamic Disabled Optimal Default, Failsafe Default Time Enabled En/Disable System wake on alarm event. When enabled, System will wake on current time + Increases minutese(s) Wake up day Default 1 Select 1-5...
  • Page 49: Advanced: Cpu Configuration

    3.4.4 Advanced: CPU Configuration Options summary: Intel Virtualization Disabled Optimal Default, Failsafe Default Technology Enabled When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology Chapter 3 – AMI BIOS Setup...
  • Page 50: Advanced: Sata Configuration

    3.4.5 Advanced: SATA Configuration 3.4.5.1 SATA Configuration: IDE Chapter 3 – AMI BIOS Setup...
  • Page 51: Sata Configuration: Ahci

    3.4.5.2 SATA Configuration: AHCI Chapter 3 – AMI BIOS Setup...
  • Page 52: Sata Configuration: Raid

    3.4.5.3 SATA Configuration: RAID Options summary: SATA Controllers Disabled Default Enabled En/Disable SATA Controller. SATA Mode Default AHCI RAID IDE: Configure SATA controllers as legacy IDEAHCI: Configure SATA controllers to operate in AHCI mode Port x Disabled Enabled Optimal Default, Failsafe Default En/Disable SATA Port.
  • Page 53: Intel Txt(Lt) Configuration

    3.4.6 Intel TXT(LT) Configuration Chapter 3 – AMI BIOS Setup...
  • Page 54: Advanced: Amt Configuration

    3.4.7 Advanced: AMT Configuration Options summary: Intel AMT Disabled Enabled Optimal Default, Failsafe Default En/Disable Intel Active Management Technology BIOS Extension. Note: iAMT H/W is always enabled. This option just controls the BIOS extension execution. If enabled, this requires additional firmware in the SPI device. Un-configure ME Disabled Optimal Default, Failsafe Default...
  • Page 55: Usb Configuration

    3.4.8 USB Configuration Options summary: Legacy USB Support Enabled Optimal Default, Failsafe Default Disabled Auto Enables BIOS Support for Legacy USB Support. When enabled, USB can be functional in legacy environment like DOS. AUTO option disables legacy support if no USB devices are connected xHCI Mode Smart Auto Auto...
  • Page 56: Advanced: Super Io Configuration

    3.4.9 Advanced: Super IO Configuration Options summary: Power Saving Function Disabled Default Enabled Enable to reduce power consumption in system off state. When Enabled, only power button can power-up system. Chapter 3 – AMI BIOS Setup...
  • Page 57: Super Io Configuration: Serial Port 1 Configuration

    3.4.9.1 Super IO Configuration: Serial Port 1 Configuration Options summary: Serial Port Disabled Enabled Default Allows BIOS to En/Disable correspond serial port. Change Settings Auto Default IO=3F8h; IRQ=4; IO=3F8h; IRQ=3,4; IO=2F8h; IRQ=3,4; IO=3E8h; IRQ=3.4 IO=2E8h; IRQ=3,4; Allows BIOS to Select Serial Port resource. Chapter 3 –...
  • Page 58: Super Io Configuration: Serial Port 2 Configuration

    3.4.9.2 Super IO Configuration: Serial Port 2 Configuration Options summary: Serial Port Disabled Enabled Default Allows BIOS to En/Disable correspond serial port. Change Settings Auto Default IO=2F8h; IRQ=3; IO=3F8h; IRQ=3,4; IO=2F8h; IRQ=3,4; IO=3E8h; IRQ=3,4; IO=2E8h; IRQ=3,4; Allows BIOS to Select Serial Port resource. Chapter 3 –...
  • Page 59: Super Io Configuration: Serial Port 3 Configuration

    3.4.9.3 Super IO Configuration: Serial Port 3 Configuration Options summary: Serial Port Disabled Enabled Default Allows BIOS to En/Disable correspond serial port. Change Settings Auto Default IO=3E8h; IRQ=10; IO=3E8h; IRQ=10,11;; IO=2E8h; IRQ=10,11; IO=2D0h; IRQ=10,11; IO=2D8h; IRQ=10,11; Allows BIOS to Select Serial Port resource. Chapter 3 –...
  • Page 60: Super Io Configuration: Serial Port 4 Configuration

    3.4.9.4 Super IO Configuration: Serial Port 4 Configuration Options summary: Serial Port Disabled Enabled Default Allows BIOS to En/Disable correspond serial port. Change Settings Auto Default IO=2E8h; IRQ=10; IO=3E8h; IRQ=10,11;; IO=2E8h; IRQ=10,11; IO=2D0h; IRQ=10,11; IO=2D8h; IRQ=10,11; Allows BIOS to Select Serial Port resource. Chapter 3 –...
  • Page 61: Super Io Configuration: Serial Port 5 Configuration

    3.4.9.5 Super IO Configuration: Serial Port 5 Configuration Options summary: Serial Port Disabled Enabled Default Allows BIOS to En/Disable correspond serial port. Change Settings Auto Default IO=2D0h; IRQ=5; IO=3E8h; IRQ=5; IO=2E8h; IRQ=5; IO=2D0h; IRQ=5; Allows BIOS to Select Serial Port resource. Chapter 3 –...
  • Page 62: Super Io Configuration: Serial Port 6 Configuration

    3.4.9.6 Super IO Configuration: Serial Port 6 Configuration Options summary: Serial Port Disabled Enabled Default Allows BIOS to En/Disable correspond serial port. Change Settings Auto Default IO=2D8h; IRQ=5; IO=3E8h; IRQ=5; IO=2E8h; IRQ=5; IO=2D0h; IRQ=5; Allows BIOS to Select Serial Port resource. Chapter 3 –...
  • Page 63: Advanced: H/W Monitor

    3.4.10 Advanced: H/W Monitor Chapter 3 – AMI BIOS Setup...
  • Page 64: Advanced: Digital Io

    3.4.11 Advanced: Digital IO Options summary: DIO_P#5~8 Direction Default Allows BIOS to select high/low voltage level to output to corresponding DIO ping. Chapter 3 – AMI BIOS Setup...
  • Page 65: Setup Submenu: Chipset

    Setup submenu: Chipset Chapter 3 – AMI BIOS Setup...
  • Page 66: Chipset: Pch-Io Configuration

    3.5.1 Chipset: PCH-IO Configuration Options summary: Power Mode ATX Type Default AT Type Select Power Supply Mode. Power Mode Power Off Default Power On Last State Select AC power state when power is re-applied after a power failure. PCH LAN Controller Enabled Default Disabled...
  • Page 67: Chipset: System Agent (Sa) Configuration

    3.5.2 Chipset: System Agent (SA) Configuration Options summary: Primary IGFX Boot VBIOS Default Default Display HDMI Select the Video Device which will be activated during POST. DVMT Pre-Allocated Default 128M 160M 192M 224M 256M 288M 320M 352M 284M Chapter 3 – AMI BIOS Setup...
  • Page 68 416M 448M 480M 512M 1024M Select DVMT 5.0 Pre-Allocated (Fixed) Graphics Memory size used by the Internal Graphics Device. DVMT Total Gfx Mem 128M 256M Default Select DVMT5.0 Total Graphic Memory size used by the Internal Graphics Device. Chapter 3 – AMI BIOS Setup...
  • Page 69: Setup Submenu: Boot

    Setup submenu: Boot Options summary: Quiet Boot Disabled Enabled Default En/Disable showing boot logo. Launch I82579LM PXE Disabled Default OpROM Enabled En/Disable Legacy Boot Option for I82579LM. Launch I82574L PXE Disabled Default OpROM Enabled En/Disable Legacy Boot Option for I82583V. Chapter 3 –...
  • Page 70: Boot: Bbs Priorities

    3.6.1 Boot: BBS Priorities Chapter 3 – AMI BIOS Setup...
  • Page 71: Setup Submenu: Security

    Setup submenu: Security Change User/Administrator Password You can set a User Password once an Administrator Password is set. The password will be required during boot up, or when the user enters the Setup utility. Please Note that a User Password does not provide access to many of the features in the Setup utility. Select the password you wish to set, press Enter to open a dialog box to enter your password (you can enter no more than six letters or numbers).
  • Page 72: Setup Submenu: Save & Exit

    Setup submenu: Save & Exit Chapter 3 – AMI BIOS Setup...
  • Page 73: Chapter 4 - Drivers Installation

    Chapter 4 Chapter 4 – Drivers Installation...
  • Page 74: Product Cd/Dvd

    Product CD/DVD The AEC-6977 comes with a product DVD that contains all the drivers and utilities you need to setup your product. Insert the DVD and follow the steps in the autorun program to install the drivers. In case the program does not start, follow the sequence below to install the drivers.
  • Page 75 Note 2: If the OS is Windows® XP , you have to install the driver of dotNet Framework first. Simply click on dotnetfx35.exe located in .Net Framwork folder. Step 3 – Install LAN Driver Open the Step 3 - LAN folder and select your OS Open the .exe file in the folder Follow the instructions Drivers will be installed automatically...
  • Page 76 Step 8 – Install TPM Driver Open the Step 8 - TPM folder and select your OS Open the Setup.exe file in the folder Follow the instructions Drivers will be installed automatically Step 9 – Install Serial Port Driver (Optional) For Windows 7: Change User Account Control settings to Never notify Reboot and log in as administrator...
  • Page 77 Open the Step 9 - Serial Port Driver (Optional) folder and run patch.bat as administrator Chapter 4 – Driver Installation...
  • Page 78 For Windows 8 and Windows 10: Open the Step 9 - Serial Port Driver (Optional) folder and select your OS Open the patch.bat file in the folder Follow the instructions Drivers will be installed automatically Chapter 4 – Driver Installation...
  • Page 79: Appendix A - Watchdog Timer Programming

    Appendix A Appendix A - Watchdog Timer Programming...
  • Page 80: Watchdog Timer Initial Program

    A.1 Watchdog Timer Initial Program Table 1 : SuperIO relative register table Default Value Note SIO MB PnP Mode Index Register Index 0x2E(Note1) 0x2E or 0x4E SIO MB PnP Mode Data Register Data 0x2F(Note2) 0x2F or 0x4F Table 2 : Watchdog relative register table Register BitNum Value...
  • Page 81: Watchdog Sample Program

    A.2 Watchdog Sample Program ************************************************************************************ // SuperIO relative definition (Please reference to Table 1) #define byte SIOIndex //This parameter is represented from Note1 #define byte SIOData //This parameter is represented from Note2 #define void IOWriteByte(byte IOPort, byte Value); #define byte IOReadByte(byte IOPort); // Watch Dog relative definition (Please reference to Table 2) #define byte TimerLDN //This parameter is represented from Note3 #define byte TimerReg //This parameter is represented from Note4...
  • Page 82 ************************************************************************************ VOID Main(){ // Procedure : AaeonWDTConfig // (byte)Timer : Time of WDT timer.(0x00~0xFF) // (boolean)Unit : Select time unit(0: second, 1: minute). AaeonWDTConfig(); // Procedure : AaeonWDTEnable // This procudure will enable the WDT counting. AaeonWDTEnable(); ************************************************************************************ Appendix A – Watchdog Timer Programming...
  • Page 83 ************************************************************************************ // Procedure : AaeonWDTEnable VOID AaeonWDTEnable (){ WDTEnableDisable(EnableLDN, EnableReg, EnableBit, 1); // Procedure : AaeonWDTConfig VOID AaeonWDTConfig (){ // Disable WDT counting WDTEnableDisable(EnableLDN, EnableReg, EnableBit, 0); // Clear Watchdog Timeout Status WDTClearTimeoutStatus(); // WDT relative parameter setting WDTParameterSetting(); VOID WDTEnableDisable(byte LDN, byte Register, byte BitNum, byte Value){ SIOBitSet(LDN, Register, BitNum, Value);...
  • Page 84 ************************************************************************************ VOID SIOEnterMBPnPMode(){ IOWriteByte(SIOIndex, 0x87); IOWriteByte(SIOIndex, 0x87); VOID SIOExitMBPnPMode(){ IOWriteByte(SIOIndex, 0xAA); VOID SIOSelectLDN(byte LDN){ IOWriteByte(SIOIndex, 0x07); // SIO LDN Register Offset = 0x07 IOWriteByte(SIOData, LDN); VOID SIOBitSet(byte LDN, byte Register, byte BitNum, byte Value){ Byte TmpValue; SIOEnterMBPnPMode(); SIOSelectLDN(byte LDN); IOWriteByte(SIOIndex, Register); TmpValue = IOReadByte(SIOData);...
  • Page 85: Appendix B - I/O Information

    Appendix B Appendix B - I/O Information...
  • Page 86: I/O Address Map

    I/O Address Map Appendix B – I/O Information...
  • Page 87 Appendix B – I/O Information...
  • Page 88: Memory Address Map

    Memory Address Map Appendix B – I/O Information...
  • Page 89: Irq Mapping Chart

    IRQ Mapping Chart Appendix B – I/O Information...
  • Page 90 Appendix B – I/O Information...
  • Page 91 Appendix B – I/O Information...
  • Page 92: Dma Channel Assignments

    DMA Channel Assignments Appendix B – I/O Information...
  • Page 93: Appendix C - Raid & Ahci Settings

    Appendix C Appendix C – RAID & AHCI Settings...
  • Page 94: Setting Raid

    Setting RAID OS installation to setup RAID Mode Driver CD ->Step 6 - RAID&AHCI” Step 1: Copy the files below from “ to Disk Step 2: Connect the USB Floppy (disk with RAID files) to the board Appendix C – Electrical Specifications for I/O Ports...
  • Page 95 Step 3: The setting procedures “ In BIOS Setup Menu” A: Advanced -> SATA Configuration -> SATA Mode -> RAID Mode Step 4: The setting procedures “In BIOS Setup Menu” B: Advanced -> Launch Storage OpROM -> Enabled Appendix C – Electrical Specifications for I/O Ports...
  • Page 96 Step 5: The setting procedures “In BIOS Setup Menu” C: Boot -> Boot Option #1 -> DVD-ROM Type Step 6: The setting procedures “In BIOS Setup Menu” D: Save & Exit -> Save Changes and Exit Appendix C – Electrical Specifications for I/O Ports...
  • Page 97 Step 7: Press Ctrl-I to enter MAIN MENU Step 8: Choose “1.Create RAID Volume” Appendix C – Electrical Specifications for I/O Ports...
  • Page 98 Step 9: RAID Level -> RAID0(Stripe) Step 10: Choose “Create Volume” Appendix C – Electrical Specifications for I/O Ports...
  • Page 99 Step 11: Choose “Y” Step 12: Choose “5. Exit” Appendix C – Electrical Specifications for I/O Ports...
  • Page 100 Step 13: Choose “Y” Step 14: Setup OS Appendix C – Electrical Specifications for I/O Ports...
  • Page 101 Step 15: Press “F6” Step 16: Choose “S” Appendix C – Electrical Specifications for I/O Ports...
  • Page 102 Step 17: Choose “Intel(R) Mobile Express Chipset SATA RAID Controller” Step 18: It will show the model number you select and then press “ENTER” Appendix C – Electrical Specifications for I/O Ports...
  • Page 103 Step 19: Setup is starting Windows Appendix C – Electrical Specifications for I/O Ports...
  • Page 104: Setting Ahci

    Setting AHCI OS installation to setup AHCI Mode Driver CD ->Step 6 - RAID&AHCI” Step 1: Copy the files below from “ to Disk Step 2: Connect the USB Floppy (disk with AHCI files) to the board Appendix C – Electrical Specifications for I/O Ports...
  • Page 105 Step 3: The setting procedures “ In BIOS Setup Menu” A: Advanced -> SATA Configuration -> SATA Configuration -> SATA Mode -> AHCI Mode Step 4: The setting procedures “In BIOS Setup Menu” B: Boot -> Boot Option #1 -> DVD-ROM Type Appendix C –...
  • Page 106 Step 5: The setting procedures “In BIOS Setup Menu” C: Save & Exit -> Save Changes and Exit Step 6: Setup OS Appendix C – Electrical Specifications for I/O Ports...
  • Page 107 Step 7: Press “F6” Step 8: Choose “S” Appendix C – Electrical Specifications for I/O Ports...
  • Page 108 Step 9: Choose “Intel(R) 7 Series Chipset Family SATA AHCI Controller” Step 10: It will show the model number you select and then press “ENTER” Appendix C – Electrical Specifications for I/O Ports...
  • Page 109 Step 11: Setup is loading files Appendix C – Electrical Specifications for I/O Ports...
  • Page 110: Appendix C -Electrical Specifications For I/O Ports

    Appendix D Appendix C –Electrical Specifications for I/O Ports...
  • Page 111: Dio Programming

    DIO Programming AEC-6977 utilizes FINTEK F81866 chipset as its Digital I/O controller. Below are the procedures to complete its configuration and the AAEON initial watchdog timer program is also attached based on which you can develop customized program to fit your application.
  • Page 112: Digital I/O Register

    Digital I/O Register Table 1 : SuperIO relative register table Default Value Note SIO MB PnP Mode Index Register Index 0x2E(Note1) 0x2E or 0x4E SIO MB PnP Mode Data Register Data 0x2F(Note2) 0x2F or 0x4F Table 2 : Digital Input relative register table Register BitNum Value...
  • Page 113: Digital I/O Sample Program

    Digital I/O Sample Program ************************************************************************************ // SuperIO relative definition (Please reference to Table 1) #define byte SIOIndex //This parameter is represented from Note1 #define byte SIOData //This parameter is represented from Note2 #define void IOWriteByte(byte IOPort, byte Value); #define byte IOReadByte(byte IOPort); // Digital Input Status relative definition (Please reference to Table 2) #define byte DInput1LDN // This parameter is represented from Note3 #define byte DInput1Reg // This parameter is represented from Note4...
  • Page 114 ************************************************************************************ // Digital Output control relative definition (Please reference to Table 3) #define byte DOutput1LDN // This parameter is represented from Note27 #define byte DOutput1Reg // This parameter is represented from Note28 #define byte DOutput1Bit // This parameter is represented from Note29 #define byte DOutput1Val // This parameter is represented from Note30 #define byte DOutput2LDN // This parameter is represented from Note31 #define byte DOutput2Reg // This parameter is represented from Note32...
  • Page 115 ************************************************************************************ VOID Main(){ Boolean PinStatus ; // Procedure : AaeonReadPinStatus // Input : Example, Read Digital I/O Pin 3 status // Output : InputStatus : 0: Digital I/O Pin level is low 1: Digital I/O Pin level is High PinStatus = AaeonReadPinStatus(DInput3LDN, DInput3Reg, DInput3Bit); // Procedure : AaeonSetOutputLevel // Input : Example, Set Digital I/O Pin 6 level...
  • Page 116 ************************************************************************************ Boolean AaeonReadPinStatus(byte LDN, byte Register, byte BitNum){ Boolean PinStatus ; PinStatus = SIOBitRead(LDN, Register, BitNum); Return PinStatus ; VOID AaeonSetOutputLevel(byte LDN, byte Register, byte BitNum, byte Value){ ConfigToOutputMode(LDN, Register, BitNum); SIOBitSet(LDN, Register, BitNum, Value); ************************************************************************************ Appendix C – Electrical Specifications for I/O Ports...
  • Page 117 ************************************************************************************ VOID SIOEnterMBPnPMode(){ IOWriteByte(SIOIndex, 0x87); IOWriteByte(SIOIndex, 0x87); VOID SIOExitMBPnPMode(){ IOWriteByte(SIOIndex, 0xAA); VOID SIOSelectLDN(byte LDN){ IOWriteByte(SIOIndex, 0x07); // SIO LDN Register Offset = 0x07 IOWriteByte(SIOData, LDN); VOID SIOBitSet(byte LDN, byte Register, byte BitNum, byte Value){ Byte TmpValue; SIOEnterMBPnPMode(); SIOSelectLDN(byte LDN); IOWriteByte(SIOIndex, Register); TmpValue = IOReadByte(SIOData);...
  • Page 118 ************************************************************************************ Boolean SIOBitRead(byte LDN, byte Register, byte BitNum){ Byte TmpValue; SIOEnterMBPnPMode(); SIOSelectLDN(LDN); IOWriteByte(SIOIndex, Register); TmpValue = IOReadByte(SIOData); TmpValue &= (1 << BitNum); SIOExitMBPnPMode(); If(TmpValue == 0) Return 0; Return 1; VOID ConfigToOutputMode(byte LDN, byte Register, byte BitNum){ Byte TmpValue, OutputEnableReg; OutputEnableReg = Register-1;...

Table of Contents