Table 24 Cn19~Cn22 Com3~6 Rs-232 Port Wafer; Table 25 Cn23 Backlight Power Output Wafer; Table 26 Lvds1 18/24-Bit, 1/2-Channel Lvds Panel Connector - Quanmax ECX-APL0 Series User Manual

3.5" ecx single board computer with intel apollo lake soc processors
Table of Contents

Advertisement

Table 24 CN19~CN22 COM3~6 RS-232 Port Wafer

Table 26 LVDS1 18/24-bit, 1/2-channel LVDS Panel Connector

ECX-APL0 Series User's Manual
Pin
1
2
3
4
5
6
7
8
9
10
SMD 10P 1R 180D MALE P=1.25mm, Tin Plated, NY46, White Insulator
[Pinrex 712-73-10TWB0]

Table 25 CN23 Backlight Power Output Wafer

Pin
1
2
3
4
5
6
7
SMD 7P 90D P-1.25mm WAFER [YIMTEX 501MW1X07MTR-1R]
*:BL_ADJ can be setting in BIOS setup.
**:Backlight Power can be selected by JP3.
***:BL_EN can be selected by JP2.
Pin
Signal Name
1
2
3
4
5
6
7
8
LVDS_ACLK-
9
LVDS_ACLK+
10
LVDS_A3-/NC
11
LVDS_A3+/NC
12
13
14
15
SMD MALE 30P 90° 1R Pitch:1mm [JAE JS-1267-30(G1)NH]
*:Panel Power can be selected by JP3.
Signal Name
Signal Name
BL_ADJ_PWM *
BL_ADJ_VOL *
+5V / +12V **
+5V / +12V **
LVDS_A0-
LVDS_A0+
LVDS_A1-
LVDS_A1+
LVDS_A2-
LVDS_A2+
GND
LVDS_B0-
LVDS_B0+
GND
LVDS_B1-
28
Chapter 2
DCD
DSR
RXD
RTS
TXD
CTS
DTR
RI
GND
+5V
GND
GND
BL_EN***
Pin
Signal Name
16
LVDS_B1+
17
GND
18
LVDS_B2-
19
LVDS_B2+
20
LVDSBCLK-
21
LVDS_BCLK+
22
LVDS_B3-/NC
23
LVDS_B3+/NC
24
GND
25
DDC_DATA
26
VDDEN
27
DDC_CLK
28
+3.3V / +5V *
29
+3.3V / +5V *
30
+3.3V / +5V *

Advertisement

Table of Contents
loading

Table of Contents