Gemplus GPR400 Reference Manual page 29

Smartcard reader / writer
Table of Contents

Advertisement

APPENDIX B - PIN-OUT DESCRIPTION
The PINs are described below.
A0 - A11 (Input): addresses A0 through A11 are address bus lines allowing
you to issue instructions directly to the Attribute Memory or to the I/O
buffer.
D0 - D7 (input/output): signals D0 through D7 make up the bi-directional
data bus. D7 is the most significant bit.
CE1 (input): GPR400 enable input signal. Active low.
OE (input): signal used to read the Attribute Memory. Active low.
WE (input): signal used to write Attribute Memory. Active low.
IORD (input): signal used to read I/O buffer. Active low.
IOWR (input): signal used to write in I/O buffer. Active low.
REG (input): signal to enable GPR400 access (Attribute Memory and I/O
buffer)
INPACK (output): indicates the GPR400 is inserted (correct I/O address).
Active low.
IREQ :(output) : Interrupt Request signal, indicates to the host that an
answer is available.
CD1,CD2 (outputs): these signals detect whether the GPR400 is inserted
or not. They are internally connected to the ground.
Vcc: GPR400 power supply (5V nominal) for all internal circuitry.
Vpp1: programming power supply, if the optional Flash Memory is present.
GND: ground for all internal circuitry.
BVD1, BVD2 (outputs): battery voltage detection. These signals are
internally driven high to maintain SRAM Smartcard compatibility.
RST (= RESET) : must be set to 1 by the host to reset the GPR400, then
reset to 0 during at least 20 ms.
© GEMPLUS
24

Advertisement

Table of Contents
loading

Table of Contents