Table of Contents
Advertisement
Checkpoint
Beep Code
Code
58h
2-2-3-1
59h
5Ah
5Bh
5Ch
60h
62h
64h
66h
67h
Description
Test for unexpected interrupts. First do an
STI for hot interrupts. Secondly, test the NMI
for an unexpected interrupt. Thirdly, enable
the parity checkers and read from memory,
checking for an unexpected interrupt.
Register POST Display Services, fonts, and
languages with the POST Dispatch Manager.
Display prompt "Press F2 to enter SETUP."
Disable CPU cache.
Test RAM between 512K and 640K.
Determine and test the amount of extended
memory available. Determine if memory
exists by writing to a few strategic locations
and see if the data can be read back. If so,
perform an address-line test and a RAM test
on the memory. Save the total extended
memory size in the CMOS at cmosExtended.
Perform an address line test on A0 to the
amount of memory available. This test is
dependent on the processor, since the test
will vary depending on the width of mem-
ory (16 or 32 bits). This test will also use A20
as the skew address to prevent corruption
of the system memory.
Jump to UserPatch1. See "The POST Compo-
nent."
Set cache registers to their CMOS values if
CMOS is valid, unless auto configuration is
enabled, in which case load cache registers
from the Setup default table.
Quick initialization of all Application Proces-
sors in a multi-processor system.
191
Advertisement
Table of Contents
