1. Manuals
  2. Brands
  3. Dataradio Manuals
  4. Radio Modems
  5. Integra-TR
  6. Technical manual

Dataradio Integra-TR Technical Manual

Hide thumbs Also See for Integra-TR:
Table of Contents

Advertisement

Quick Links

See also: Installation Manual
Integra-TR
Technical Manual
Version 0.02
PRELIMINARY
The entire contents of this manual and the Software described
in this manual are copyright 1999 by Dataradio Inc.
Copyright D
Inc.
ATARADIO
February 1999
Part no.: 120 40101-002

Advertisement

Table of Contents
loading

Related Manuals for Dataradio Integra-TR

Summary of Contents for Dataradio Integra-TR

  • Page 1 Integra-TR Technical Manual Version 0.02 PRELIMINARY The entire contents of this manual and the Software described in this manual are copyright 1999 by Dataradio Inc. Copyright D Inc. ATARADIO February 1999 Part no.: 120 40101-002...

  • Page 2: Table Of Contents

    Table of Contents PRODUCT OVERVIEW........................... 1 1.1 I ............................1 NTENDED UDIENCE 1.2 G ............................ 1 ENERAL ESCRIPTION 1.2.1 Characteristics ............................1 1.2.2 Accessories and options .......................... 1 1.3 C ............................... 1 ONFIGURATION 1.4 F ........................2 ACTORY ECHNICAL UPPORT 1.5 P ............................
  • Page 3 2.8.3 Sleep Mode............................13 2.8.4 Remote Unit Wake-up by DTE ......................13 2.9 T ..........................13 RANSMITTER IMEOUT 2.10 ........................14 PTIMIZING YSTEM MAINTENANCE ADJUSTMENTS....................... 15 3.1 O ....................15 VERVIEW AND AINTENANCE INTERVALS 3.2 I ............................. 15 NTENDED UDIENCE 3.3 E ...........................
  • Page 4 Document various corrections History 0.01: This version 0.01 of the first preliminary version of the Integra-TR technical manual will be re- placing the Integra-T manual versions. The Integra-TR is compliant to the FCC refarming (19.2Kb/s in 25KHz channels and 9.6KHz in 12.5KHz channels).
  • Page 5 Definitions The following terms are used throughout this document. Bit dribble Extraneous bits delivered at the end of a data transmission. Equivalent to a “squelch tail” in voice systems. Integra-T does not have bit dribble. COM Port The Communications Port of Integra-T. This port is configured as DCE and is designed to connect directly to DTE.

  • Page 6: Product Overview

    486 or higher PC (2 diagnostics. Megabytes memory required). • Integra-TR requires the use of the RSS for Built-in 5-watt transceiver, operating in the both configuration and adjustment. VHF, UHF or 900 MHz communications bands.

  • Page 7: Factory Technical Support

    Physical Description For equipment purchased from JDT: Integra-TR consists of a logic PCB (which in- cludes the modem circuitry) and a separate radio module. The two boards plug directly together and slide into the rails of an extruded aluminum Johnson Data Telemetry Corp.

  • Page 8: Remote Commands

    RTU or PLC Setup PC opened. 1.10 Network Application Integra-TR is suited to a variety of network ap- plications. Its primary design goal was to satisfy the needs of SCADA systems using RTUs or Figure 1 - Basic connections required PLCs in either point to point or point–multipoint...

  • Page 9: Point-Multipoint System

    Integra-TR’s may be left in their de- fault configuration (station type “master” and data delivery “all”). The master station can be either full duplex or half-duplex.

  • Page 10: Features And Operation

    Antenna Connector 2.3.3 Connection to DTE Antenna connector is a type SMA-female, 50 Integra-TR is configured as DCE. Most DTE ohms. should be connected using a 9–conductor pin to Testing must be done with a 50-ohm dummy pin “straight” cable.

  • Page 11: Com Port

    2.3.4.1 3-Wire Connection (DOX) 2.3.3.1 Connector Pinout For DTE that lack RTS control, Integra-TR can For reference, the DE-9 F pinout is shown be- operate in DOX mode (Data Operated Transmit) low: with only Transmit Data, Receive Data and Ground (“3-wire interface”). Integra-T also sup- ports CTS flow control for cases where the ter- minal rate exceeds the network rate.

  • Page 12: Rear Panel

    20 Vdc. These inputs are re- +13.3 VDC (1) (2) GND verse-voltage protected. (red) (black) Integra-TR allows the analog values to be read, Analog in 1 (3) (4) Analog in 2 / either locally or remotely, using the Offline Di- (white) RX-TP (green) agnostics function of the Integra RDS.

  • Page 13: Operating Modes

    CTS is raised 4 ms later to accommodate ing, which in turn may cause Integra-TR to drop DTE that requires a CTS transition before it CTS. This could have detrimental effects on can send data.

  • Page 14: Addressing

    Offline diagnostics are sent upon receipt of a On the receive side, Integra-TR stations can be command from the Integra RDS, normally when set to accept all data, or accept data only if it the host application is stopped or taken offline.

  • Page 15: Interpreting Diagnostic Results

    3. If there is no response, Integra-T will switch Remote station # 3 reports that: to ASCII mode. • its internal case temperature is +28°C, • The cleanest interface for a user program exists supply voltage is 13.1 VDC, • if the program initializes the PC serial port with it is receiving a signal of -93 dBm from the RTS false.
  • Page 16 Interpreting Power Readings Displays the strength of the last valid data signal The values returned are approximate and should received by the connected Integra-TR unit. The not be regarded as an absolute indicator of per- format described in the Remote RSSI section formance.

  • Page 17: Offline Diagnostics

    zero, but values up to about 15% of Forward master station receiver itself, rather than any one Power may be encountered in properly operating remote station. systems. Offline Diagnostics 2.6.2.10 Reverse Power and SWR Offline diagnostics are returned in response to a A reverse power reading above zero is an indi- specific request to a particular station.

  • Page 18: Low Power Operation

    The Activity timeout can be set via the RSS to mitter timeout (Tx Timeout) designed to protect any value between 1 and 255 seconds. both Integra-TR itself and the network in case a The same Activity timeout and Suspend period transmitter becomes “stuck” on the air.

  • Page 19: Optimizing Your System

    signal strength), seriously disrupting network Check timer settings. Polling protocols issue a operation. poll, then wait a certain time for a response. In- tegra-T adds a short amount of delay to each The Tx Timeout is fixed at 30 seconds, and may poll and response (typically in the order of 60 to be enabled or disabled using the Integra RSS.

  • Page 20: Maintenance Adjustments

    50-ohm cable. That input should be able to support at least 5 watts. This chapter is intended for use by installation 2. Connect Integra-TR to a suitable power and maintenance personnel. supply and adjust the supply voltage to 13.3 volts (16 VDC maximum).
  • Page 21 Table 5: Tests and adjustments half and full channel units STEP ACTION EXPECTED MEASURE IF NOT? RESULTS WITH Service monitor Output Power +10%, Adjust using the RSS Power Out set to read power -20% setting (255 is the maximum) or, Press TX Unmod Refer to factory tech support.

  • Page 22: Circuit Description

    4.3.2 RS232 4. Circuit Description The RS232 IC (U15) is used to interface the application DE-9 connector to the SIO_B sec- Overview tion of U17, and the set-up DE-9 connector to This chapter describes the circuit operation of the SIO_A section of U21. When in sleep mode, the logic board.

  • Page 23: Integra-T A/D And Digipot

    synchronous bit stream is then fed to CPU, SIO- An 8 channel, 8-bit successive approximation A for further processing and convertion to A/D converter, type AD0838 (U9), is interfaced asynchronous format before delivery to the RS- to CPU (U18) and Peripheral (U20). 232 driver and to the user port.

  • Page 24: Oard B Lock D Iagram

    E-POT RSSI TX-EN RX-EN SYNTH U11,U12 DIAG 5 VOLTS TEMPERATURE REGULATOR SENSOR SWB+ EMISSION 990302 DESCRIPTION DATE DATARADIO INC. Design Draft DUNG NGUYEN Check Check DATE 990302 INTEGRA-R LOGIC BLOCK DIAGRAM 1 / 1 SIZE LEVEL SHEET 210-03315-000 DOC/N Figure 12 - Logic Board Block Diagram...
  • Page 25 Specifications GENERAL 900 MHz Frequency 132 - 174 MHz 403 - 512 MHz 928 - 960 MHz Channels One channel. Frequency may be set locally or remotely. Channel spacing 30 kHz 25 kHz 25 kHz Operating temperature -30°C to +60°C Supply voltage 10 - 16 VDC maximum (nominal 13.3 VDC) Fuse protected input (internal surface mount 3A fuse: not field replaceable),...

  • Page 26: Connector

    MODEM / LOGIC Operation Simplex/half duplex Data bit rates Full Channel: 4800 b/s, 9600 b/s and 19200 b/s Half Channel: 4800 b/s, 9600 b/s Modulation type DRCMSK (Differential Raise-Cosine Minimum Shift Keying) RTS/CTS delay (RTS mode) 4 ms Addressing 8 bit station address, 1 bit station type (master, remote) Bit error rate (BER) better than 1 x 10 at 1.0 µV (based on “block error rate”) @ 9600 b/s (Full Ch.)
  • Page 27 INDEX addressing ..............9 LEDs ................. 5 adjustments equipment required ..........15 analog inputs ............. 7 master................ 9 break signals.............. 8 optimizing performance .......... 14 characteristics............1 point to point ............. 4 circuit description............ 17 point–multipoint............4 COM port power connector............7 baud rates..............

Table of Contents