Table of Contents
Advertisement
INTEGRATORS
4.1
INTRODUCTION
This chapter includes operating information for the 0.12.1611 Dual Integrator
Tray and the 0.12.1675 Potentiometer, Integrator Tray.
The patching blocks for
these integrators are shown in Figure 4.1.
This chapter also includes operation
of the repetitive operation group, which controls the integrators when the com-
puter is in the rep-op mode.
4.2
INTEGRATOR TRAYS
The 0.12.1611 Dual Integrator Tray and the 0.12.1675 Potentiometer, Integrator
Tray are similar except ,that the 0.12.1675 contains only one integrator while
the 0.12.1611 contains two.
The operation of each integrator section of each
tray is identical.
Consequently only
th~
dual integrator is discussed in this
chapter.
The integrators are typically patched as shown in Figure 4.2.
Note that in each
field, the integrator trays are physically located adjacent to a dual dc ampli-
fier to facilitate the usage of bottle plugs for patching.
4.2.1
Integrator Mode Control
The initial condition (IC), operate (OP), and hold (HD) integrator modes are,
controlled by logic signals.
The 'table below gives the necessary logic levels
at the various control terminals to establish the control modes.
Table 4.1.
Integrator Control Modes
IC Input
OP Input
Resulting Mode
0
1
OP
1
0
IC
0
0
HD
1
1
IC
These modes can be controlled either automatically or manually.
The typical
patching diagram (Figure 4.2) indicates automatic control utilizing bottle plugs.
,In this method, bottling the OP and IC terminals with a four prong bottle plug
connects the OP and IC terminals to their respective buses.
Control of these
buses is established at the main control panel and is discussed in Paragraph
1.3.5 of Chapter 1.
Controlling these modes manually requires the removal of the four prong bottle
plug and patching externally generated logic signals to the OP and IC input
4-1
Advertisement
Table of Contents
