Table of Contents
Advertisement
5-11. EXPLANATION OF IC TERMINALS
HAND MAIN BOARD U6 TMP87PH47U-M937 (SYSTEM CONTROLLER)
z
Pin No.
Pin name
1
PLL CLK
2
BEEP
––––––––––––––––––––
3
CRA DET
4
ATE DATA
5
INT COM LED
6
LOW BATT LED
7
LINE2 LED
8
LINE1 LED
––––––––––––––––––
9
CAR DET
10 – 12
COL2 to COL0
13
TEST
––––––––––––––
14
RESET
15
XIN
16
XOUT
17
VSS
18
NC
––––––––
19
ROW0/IRQ
20 – 25
ROW1 – ROW6
26
LO BAT
27
RX MUTE
–––––––––––––––––––––
28
TX MUTE
29
ROW 7
30
TX DATA
31
RX DATA
32
AUDIO ATTN
33
OPEN
34
ATE EN
35
RX ENABLE
36
TX ENABLE
37
STOP EXIT
38
XTIN
39
XTOUT
40
VDD
41
EEP EN
42
PLL EN
43
PLL DATA
44
EEP IN
I/O
O
Serial data transfer clock signal output.
O
Buzzer sound drive signal output terminal.
Detect signal input of the handset unit on cradle or off cradle "L": on cradle, "H": off
I
cradle.
I/O
Communication in/out terminal with ATE program.
O
LED drive signal output of the INTERCOM LED (D5) . "L": LED on
—
Not used (open).
O
LED drive signal output of the LINE 2 LED (D9). "L": LED on
O
LED drive signal output of the LINE 1 LED (D10). "L": LED on
I
Carrier detect signal input. "L": signal, "H": no signal
O
Key scan signal output to the key matrix.
—
Not used (open).
System reset signal input. "L": reset
I
For several hundreds msec. after the power supply rises, "L" is input, then it changes to
"H"
I
Main system clock input terminal (4 MHz).
O
Main system clock output terminal (4 MHz).
—
Ground terminal.
—
Not used (open).
I
Key scan signal input from the key matrix.
I
Key scan signal input from the key matrix.
I
Battery level detect signal input terminal.
O
RX muting control signal output. "H": muting on
O
TX muting control signal output to the TA31103F (U7) . "L": muting on
I
Key scan signal input from the key matrix.
O
Transmit data output terminal.
I
Receive data input.
O
Audio attenuate control signal output terminal. "H": attenuate on
—
Not used (open).
O
Chip enable signal output for the ATE mode. "H" active.
O
RX system power supply on/off control signal output. "L": power on
O
TX system power supply on/off control signal output. "L": power on
I
Control quit from the stop mode. Exit stop mode at rising edge. Normally: "H"
I
Sub system clock input terminal (32.768 kHz).
O
Sub system clock output terminal (32.768 kHz).
—
Power supply terminal (+3V).
O
Chip select signal output to the EEPROM (U3) . "H": select, "L": un-select
Chip enable signal output.
O
When PLL EN goes from "L" to "H", it load data from PLL DATA.
O
Serial data output.
I
Serial data input from the EEPROM (U3).
– 37 –
Description
Advertisement
Table of Contents
