Digital (Back End Section) Block Diagram - Panasonic DMP-BDT220GA Service Manual

Table of Contents

Advertisement

11.4. Digital (Back End Section) Block Diagram

SD_USB P.C.B.
P6802
SD CARD SLOT
7
DAT0
P6801
7
DAT1
8
P6801
9
9
DAT2
P6801
5
DAT3
1
P6801
4
CLK
5
P6801
3
VBUS
P59301 P6801
12
G_USB1_DM_A
P59301 P6801
13
G_USB1_DP_A
P59301 P6801
14
IC59303
Vout
5
/EN
3
PW_USB1_5.1V
1
Vin
/OC
4
T59301
WIFI CARD
DP2
P59303
2
T59302
P59303
DM2
3
IC59302
P59303
VBUS
Vout
1
4
/EN
5
Vcc
PW_USB1_5.9V
8
IC51001
(BP4)
G_SD0DAT0_B
P59301
W25
SD0DAT0
G_SD0DAT1_B
P59301
SD0DAT1
V23
P59301
G_SD0DAT2_B
SD0DAT2
V25
P59301
G_SD0DAT3_B
SD0DAT3
V24
P59301
G_SD0CLK_B
SD0CLK
W26
P6803
USB PORT1
1
2
3
HOST I/F
IC59305
(USB CONTROLLER)
45 PPB1
46 CCB1
DP1
26
USBDN1
DMU
21
USBDN1
AF22
DM1
25
T59304
USBDP1
22
AE22
USBDP1
DPU
DP2
29
DM2
28
43 PPB2
IC59020
( ETHERNET CONTROLLER)
MDIO
MDIO
Y4
31
MDC
MDC
W4
30
TXC
MII_TXCLK
AB1
22
TXEN
AB2
MII_TXEN
27
TXD0
MII_TXD0
23
Y2
TXD1
MII_TXD1
Y3
24
TXD2
MII_TXD2
AA2
25
TXD3
TXC10
MII_TXD3
AA3
26
13 RXDV
10/100
MII_RXDV
AC3
TXD10
19 RXC
Half /Full
MII_RXCLK
AE1
39 RXER
Switch
MII_RXER
AB3
18 RXD3
Logic
MII_RXD3
AD2
17 RXD2
MII_RXD2
AD1
RXD1
MII_RXD1
AC2
16
RXD0
MII_RXD0
AC1
14
RXC10
INTB
MDIQ_INTL
AA4
32
RXD10
PHYRSTB
PHYRSTL
W6
29
CKXTAL2
MASTER
CK25Q
Y1
43
PLL
52
10/100M Auto Negotiation
Control Logic
(EEE Capability Exchang)
10M
MDI+[0]
10M Output Waveform
Manchester Coded
MDI-[0]
Shaping
Waveform
(Amplitude Reduction)
MDI+[1]
Data Recovery
Receive Low Pass Filter
MDI-[1]
DMP-BDT220GA/GC/GN/GW/GT
DMP-BDT220PU/PX
DIGITAL BLOCK DIAGRAM
(BACK END SECTION(1/2))
JK59001
ETHERNET JACK
TXO+
1
1
TX+
TXO-
2
2
TX-
RXIN+
RX+
4
4
RXIN-
5
5
RX-

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents