Table of Contents
Advertisement
QQ
3 7 63 1515 0
Pin No.
Pin Name
40
SE
41
TE
42
CE
43
RFDC
44
ADIO
45
AVSS0
46
IGEN
47
AVDD0
48
ASYO
49
ASYI
50
BIAS
51
RFAC
52
AVSS3
53
CLTV
54
FILO
55
FILI
56
PCO
57
AVDD3
58
VSS
TE
59
VDD
L 13942296513
60
DOUT
61
LRCK
62
PCMD
63
BCK
64
EMPH
65
XVDD
66
XTAI
67
XTAO
68
XVSS
69
AVDD1
70
AOUT1
71
AIN1
72
LOUT1
73
AVSS1
74
AVSS2
75
LOUT2
76
AIN2
www
77
AOUT2
78
AVDD2
.
79
RMUT
80
LMUT
http://www.xiaoyu163.com
I/O
I
Sled error signal input.
I
Tracking error signal input.
I
Neutral servo analog input.
I
RF signal input.
O
For test. Do not connect.
—
Ground of analog circuits.
I
Constant current input for OP amp.
—
Power supply of analog circuits.
O
EFM full-swing output ("L": Vss; "H": VDD).
I
Asymmetry comparator voltage input.
I
Asymmetry circuit constant current input.
I
EFM signal input.
—
Ground of analog circuits.
I
VCO1 control voltage input for multiplication.
O
Filter output for master PLL (Slave: Digital PLL).
I
Filter input for master PLL.
O
Charge pump output for master PLL.
—
Power supply of analog circuits.
—
Ground of digital circuits.
—
Power supply of digital circuits.
O
Digital output.
O
D/A interface LR clock output f=Fs.
O
D/A interface serial data output (2's COMP, MSB first).
O
D/A interface bit clock output.
Outputs "H" when disc to be played is applied with emphasis; "L" when disc is not
O
applied with emphasis.
—
Power supply of master clock.
I
Crystal oscillator input. External master clock is input to this pin.
O
Crystal oscillator output.
—
Ground of master clock.
—
Power supply of analog circuits.
O
Lch analog output.
I
Lch OP amp input.
O
Lch LINE output.
—
Ground of analog circuits.
—
Ground of analog circuits.
O
Rch LINE output.
I
Rch OP amp input.
O
Rch analog output.
x
ao
u163
y
—
Power supply of analog circuits.
i
O
Rch "0" detection flag.
O
Lch "0" detection flag.
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3
6 7
1 3
1 5
co
.
– 21 –
9 4
2 8
0 5
8
2 9
9 4
2 8
m
9 9
9 9
Advertisement
Table of Contents
