Meaning Of Error Bits From Location 746; Forcing Early Transmission Of Output Blocks; Meaning Of Status Bits From Location 747; Controlling Outgoing Lines Dtr, Rts, And Xmt - Yamaha Mio Service Manual

Hide thumbs Also See for Mio:
Table of Contents

Advertisement

of the control lines (in LINESTAT). The meaning of each bit is given in tables 6-1 and 6-2.
The concurrent mode STATUS (second syntax) returns a status history of the port (in FLAGS) and
the number of characters in the input buffer (in INCHARS) and in the output buffer (in OUTCHARS).
The meaning of each bit of FLAGS is given in table 6-1.
Bit
7
6
5
4
Bit*
7
5
3
0
* Bits 6, 4, and 2 are simply copies of the next highest bit. In the 850 Interface, these bits would
indicate a history (i.e. not always ready since last STATUS).

Forcing Early Transmission of Output Blocks

Syntax
XIO 32,#IOCB,0,0,"R:"
Remarks
This function causes all the buffered data in the computer to be transmitted through the RS-232 port.
This is used when the user wants to make sure that all data is transmitted before performing his next
function. (This could also be performed by doing status request until the output data length is zero.)

Controlling Outgoing Lines DTR, RTS, and XMT

Syntax
XIO 34,#IOCB,Aux1,0,"R:"
Remarks
This function allows you to set the state of the output handshaking lines. This function may be
perform in both concurrent and "non-current" mode (there is really no difference except for the way
STATUS commands are interpreted). Care should be taken when disabling DTR (setting to false)
since transmission and receiving are halted until DTR is set TRUE. Aux1 is coded as indicated by
table 4-3.
MIO Service Manual
Table 6-1. Meaning of Error Bits From Location 746
Dec Equiv
Meaning of Error
128
Received a data framing error
64
Received a data byte overrun error
32
Received a data parity error
16
Received a buffer overflow error (>255 chars)
Table 6-2. Meaning of Status Bits From Location 747
Dec Equiv
Meaning When Bit is Set (1)
128
DSR is true (ready)
32
CTS is true (ready — Always true on MIO)
8
CRX is true (ready)
1
RCV is at MARK (Always Set on MIO)
Page 67

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents