Table of Contents
Advertisement
FL5
F1H0J1050018
FL6
F1H0J1050018
K34
K35
K36
FL25
F1H0J1050018
R2
R3
R4
47
47
22
24
23
22
21
20
19
18
17
16
1
2
3
4
5
6
7
8
9
FL7
F1H0J1050018
50018
K9
K10
K11
K31
18
76
F13
F9
F5
F1
F11
F7
F3
F15
2
4
6 8
2 4 6 8
RA9
RA10
D1H82204A024
D1H82204A024
1 3 5
7
1 3
5 7
54
53
52
51
50
49
48
47
46
45
1
2
3
4
5
6
7
8
9
10
2 4 6 8
2 4 6 8
RA11
RA12
D1H82204A024
D1H82204A024
1 3
5
7
1 3
5
7
F12
F8
F4
F14
F10
F6
F2
F16
15
14
13
IC1
C1DB00000895
(CLOCK GEN.)
10
11
12
R60
47
K32
19
A1
G2
44
43
42
41
40
39
38
37
36
35
11
12
13
14
15
16
17
18
19
20
FL3
F1H0J1050018
16
15
14
13
1
2
3
4
C15
FL27
6V22
F1H0J1050018
DMR-HS2EB/EB1/EG/EG1/GN
AV-Decoder Section(Digital P.C.B.(3/7)) Schematic Diagram(AD)
20
21
G3
G7
G11
G1
G5
G9
34
33
32
31
30
29
28
IC2
C3ABPG000067
or C3ABPG000078
or C3ABPG000063
(64Mbit SDRAM)
21
22
23
24
25
26
27
G4
G8
G12
G6
G10
FL4
F1H0J1050018
12
11
10
9
IC9
C1DB00000950
5
6
7
8
R57
0
K33
K14
22
A
G
B
C
D
E
F
G
H
I
J
Advertisement
Table of Contents
