Table of Contents
Advertisement
Pin No.
Pin Name
43
SYNC IN
44
BLK DET
45
C IN
46
Y/C VCC
47
IFDET OUT
48
LOOP FLTR
49
VCO GND
50
VCO
51
VCO
52
VCO VCC
53
HCOR/SIF IN
54
RIP FLTR
55
SIF OUT
56
FM DC NF
IC, TA1275AZ
Pin No.
Pin Name
1
Y OUT
2
DL-MODE
3
R-Y OUT
4
R-Y CONT
5
B-Y OUT
6
B-Y CONT
7
S-ID FILTER
8
R-Y IN
9
10
B-Y IN
11
GND
12
F0-FIL
13
14
BELL-FIL
15
16
BELLCONT
17
SCP-IN
18
19
4.43 CW
20
ID SW
21
SYSTEM
I/O
I
Input of the synchronous separation circuit.
–
The terminal to be connected with an Black Det filter.
I
Input of chroma signals.
–
VCC of Y/C circuit.
O
Composite video signal and SIF signal detected in IF circuit.
–
Loop filter for IF PLL.
–
GND of VCO and SIF circuit.
–
The terminal connected with a tank coil for IF VCO.
–
The terminal connected with a tank coil for IF VCO.
–
VCC of IF VCO and SIF.
I
H.curve correction and SIF input.
–
Connected with cap to stabilize the performance of SIF injection-lock circuit.
O
Output of 2nd SIF signal. (Not used)
I
The terminal for FM DC negative feedback and AGC filter for L-SECAM.
I/O
O
O
O
I
O
I
I
I
VCC
–
I
–
I
C IN
I
I
Y IN
I
I
I
VCC
–
I
I
I/O
Description
The output pin for Y signal.
The pin for controlling the Y processing mode:
to VCC: 5.5MHz trap ; open: 5.5MHz trap + D.L ; to GND: DL. (Not used)
The output pin for demodulated R-Y signal.
The pin for controlling the black offset level. (Not used)
The output pin for demodulated B-Y signal.
The pin for controlling the black offset level. (Not used)
The pin for connecting the SECAM ident filter capacitor.
The input pin for external R-Y signal. (Not used)
The VCC pin for Y/C processing block.
The input pin for external B-Y signal. (Not used)
The GND pin.
The pin for connecting a capacitor for automatic adjusting circuit.
The chroma signal input pin.
The pin for connecting a capacitor for the bell filter fo, 4.286MHz.
The Y signal input pin.
The pin for selecting the bell filter fo. fo + 70KHz: open ;
fo + 35KHz:20k to GND ; fo: to GND. (Connected to GND).
The pin to input the sand castle pulse, SCP.
VCC pin for logic block.
The pin for input 4.43MHz of carrier wave for self adjustment circuit.
The switch pin for selecting the ID detection mode. H + V: connected to VCC ;
Auto search: opened ; H: connected to GND. (Not used.)
The interface pin to the main processor.
– 24 –
Description
Advertisement
Table of Contents
