Sony HCD-RV222 Service Manual page 57

QQ
3 7 63 1515 0
Pin No.
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
TE
L 13942296513
182
183
184
185
186
187
188
189
190
191
192
193
194
195, 196
197
198
199
200
201
www
.
http://www.xiaoyu163.com
Pin Name I/O
AVS0 — Analog ground pin
ADIO O Output for the test Not used.
RFDC I RF signal input from the RF amplifier
CE I Center servo analog signal input
TE I Tracking error signal input from the RF amplifier
SE I Sled error signal input from the RF amplifier
FE I Focus error signal input from the RF amplifier
VC I Center voltage (+1.65 V) input
VPCO O Wide-band EFM PLL charge pump output
VCTL I Wide-band EFM PLL VCO2 control voltage input
FILO O Master PLL filter output
FILI I Master PLL filter input
PCO O Master PLL charge pump output
CLTV I Multiplier VCO1 control voltage input
AVS1 — Analog ground pin
RFAC I EFM signal input from the RF amplifier
BIAS I Asymmetry circuit constant current input
ASYI I Asymmetry comparator voltage input
ASYO O EFM full-swing output
AVD1 — Analog power supply pin (2.5 V)
VDD7 — Digital power supply pin (+2.5 V) (for CD-DSP block)
SOUT O Serial data output Not used. (Open)
SOCK O Serial data readout clock signal output Not used. (Open)
XOLT O Serial data latch pulse signal output Not used. (Open)
C4M O 4.2336 MHz clock signal output Not used. (Open)
LOCK O GFS is sampled by 460 Hz "H" output when GFS is "H"
VSS7 — Digital ground pin
Digital out on/off control signal input "L": digital out off, "H": digital out on
MD2 I
Not used. (Fixed at "L".)
SCSY I Guard subcode sync (S0+S1) resynchronization input Not used. (Fixed at "L".)
PWMI I Spindle motor external control signal input Not used. (Fixed at "L".)
VDD8 — Digital power supply pin (+2.5 V) (for CD-DSP block )
Input for the system clock frequency setting
XTSL I
"L": 16.9344 MHz, "H": 33.8688 MHz Fixed at "H" in this set
VSS8 — Digital ground pin
PVS2 — Analog ground pin (for PLL2)
LPFI I Connected of PLL2 filter
LPFO O Connected of PLL2 filter
PVD2 — Analog power supply pin (+2.5 V) (for PLL2)
NC — Not used. (Open)
PVD1 — Analog power supply pin (+2.5 V) (for PLL1)
PVS1 — Analog ground pin (for PLL1)
TMODE0 I Selection signal input for the test Not used. (Fixed at "L".)
AUDDTI I Serial audio data input Not used. (Fixd at "L".)
AUDDTO0 O Serial audio data output to the digital filter
x ao
y
i
http://www.xiaoyu163.com
8
Q Q
3 6 7 1 3
u163
.
2 9 9 4 2 8
Pin Description
1 5 0 5 8 2 9 9 4
m
co
HCD-RV222
9 9
2 8 9 9
57