Sony HCD-RV222 Service Manual page 55

QQ
3 7 63 1515 0
Pin No.
67
68
69
70
71
72
73
74
75
76
77, 78 DRDQM0, DRDQM1
79
80
81
82
83
84
85
86
87 L CDLRCK
88
89
90
91
TE
L 13942296513
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
www
.
http://www.xiaoyu163.com
Pin Name I/O
IVS4 — Ground pin (for I/O)
DRCAS O Column address strobe signal output to the D-RAM
LVD4 — Digital power supply pin (+2.5 V) (for AV decoder block)
DRCK O Clock signal output to the D-RAM
IVD5 — Power supply pin (+3.3 V) (for I/O)
DRRAS O Row address strobe signal output to the D-RAM
DRWEL O Write enable signal output to the D-RAM
NVOEL O Chip select signal output to the D-RAM
LVS4 — Digital ground pin (for AV decoder block)
DRBS O Bank select signal output to the D-RAM
O Mask control signal output to the D-RAM
IVS5 — Ground pin (for I/O)
NC — Not used. (Open)
SYSRST I Reset signal input from the system controller "L": reset
IRDIN I IR data input pin Not used. (Open)
NC — Not used. (Open)
VDD1 — Digital power supply pin (+2.5 V) (for CD-DSP block)
V16M O Wide-band EFM PLL VCO2 oscillation output Not used. (Open)
DOUT O Digital audio signal output Not used. (Open)
I L/R sampling clock signal (44.1 kHz) input
LRCK O L/R sampling clock signal (44.1 kHz) output
VSS1 — Digital ground pin
L CDDATA I Serial data input
PCMD O Serial data output
L CDBCK I Bit clock signal (2.8224 MHz) input
BCK O Bit clock signal (2.8224 MHz) output
"L" is output when playback disc is emphasis off
EMPH O
"H" is output when playback disc is emphasis on Not used. (Open)
L SQSO I Subcode-Q 80-bit, PCM peak and level data, CD text data input
SQSO O Subcode-Q 80-bit, PCM peak and level data, CD text data output
VDD2 — Digital power supply pin (+2.5 V) (for CD-DSP block)
L SQCK O SQSO readout clock signal output
SQCK I SQSO readout clock signal input
SBSO O Subcode P to W serial data ooutput Not used. (Open)
EXCK I SBSO readout clock signal input Not used. (Fixed at "L".)
DATA I Serial data input
L DDAT O Serial data output
VSS2 — Digital ground pin
L CDXRST O Reset signal output "L": reset
XRST I Reset signal input "L": reset
MUTE I Muting on/off control signal input. "H": muting on Not used. (Fixed at "L".)
L XLAT O Serial data latch pulse signal output
XLAT I Serial data latch pulse signal input
L DCLK O Serial data transfer clock signal output
CLOK I Serial data transfer clock signal input
x ao
y
i
http://www.xiaoyu163.com
8
Q Q
3 6 7 1 3
u163
.
2 9 9 4 2 8
Pin Description
1 5 0 5 8 2 9 9 4
m
co
HCD-RV222
9 9
2 8 9 9
55