Philips LC7.5E Service Manual page 95

Table of Contents

Advertisement

Circuit Descriptions, Abbreviation List, and IC Data Sheets
System overview
ATV - RF CVBS input
ATV - RF CVBS input
Scart 1 CVBS/RGB/FB input
Scart 1 CVBS/RGB/FB input
Scart 2 CVBS/YC input
Scart 2 CVBS/YC input
Front/Rear CVBS/YC input
Front/Rear CVBS/YC input
DTV - IBO RGB/CVBS input
DTV - IBO RGB/CVBS input
YPbPr input
YPbPr input
HD
HD
HDMI 30 bit input
HDMI 30 bit input
LC07 uses 24 bit input
LC07 uses 24 bit input
Figure 9-6 System Overview
9.6.2
Video Application
Video I/O
RF CVBS
RF CVBS
Digital RF
Digital RF
DVB
DVB
Scart1/Ext1
Scart1/Ext1
Scart2/Ext2
Scart2/Ext2
SideAV/Ext3 or
SideAV/Ext3 or
FRONT_CVBS_SVHS_Y_IN
FRONT_CVBS_SVHS_Y_IN
USB Y_IN (Provision)
USB Y_IN (Provision)
SW
SW
Y_IN
Y_IN
Ext4 YC
Ext4 YC
C_IN
C_IN
SW
SW
USB C_IN (Provision)
USB C_IN (Provision)
YPbPr/Ext4
YPbPr/Ext4
HDMI1
HDMI1
Sil9185
Sil9185
HDMI2
HDMI2
Side HDMII
Side HDMII
Figure 9-7 Block diagram video processing
"Block diagram video processing" shows the input and output
signals to and from the Trident Video Processor.
During analogue reception, a CVBS signal coming from the
analogue front-end is fed to the video processor via pin
CVBS1. During digital reception, the video signal coming from
the MPEG decoder (MOJO) is fed to the video processor via
pins FS1, PC_B, PC_G and PC_R.
The video processor also interfaces the SCART1 & 2 input,
side AV, EXT4 (HD where applicable) and HDMI1 & 2 and Side
HDMI input. Through the SCART1 & 2 connectors, a monitor
output is foreseen.
1.2V 2.5V 3.3V 5V
1.2V 2.5V 3.3V 5V
Scart 1 CVBS output
Scart 1 CVBS output
Scart 2 CVBS output
Scart 2 CVBS output
BL Dimming PWM output
BL Dimming PWM output
Single/Dual LVDS output
Single/Dual LVDS output
Address (0:7)
Address (0:7)
Flash Memory
Flash Memory
Data (0:7)
Data (0:7)
Data (0:19)
Data (0:19)
Address (0:7)
Address (0:7)
WX68
WX68
Microprocessor
Microprocessor
Address
Address
2M x 16Bit x 4 Banks
2M x 16Bit x 4 Banks
2x DDRs
2x DDRs
Data
Data
2.5V
2.5V
H_17370_065.eps
CVBS1
CVBS1
Scart1 Ouput
Scart1 Ouput
CVBS_OUT1
CVBS_OUT1
IBO_R_IN
IBO_R_IN
PC_R
PC_R
IBO_G_IN
IBO_G_IN
PC_G
PC_G
IBO_B_IN
IBO_B_IN
CVBS_OUT2
CVBS_OUT2
Scart2 Output
Scart2 Output
PC_B
PC_B
IBO_CVBS_IN
IBO_CVBS_IN
FS1
FS1
SC1_R_IN
SC1_R_IN
PR_R2
PR_R2
SC1_G_IN
SC1_G_IN
Y_G2
Y_G2
SC1_B_IN
SC1_B_IN
PB_B2
PB_B2
SC1_CVBS_IN
SC1_CVBS_IN
PB_B3
PB_B3
SC1_FBL_IN
SC1_FBL_IN
FB1
FB1
SC2_Y_CVBS_IN
SC2_Y_CVBS_IN
PR_R3
PR_R3
SC2_C_IN
SC2_C_IN
FS2
FS2
Trident
Trident
WX68
WX68
Y_G3
Y_G3
SVHS_C_IN
SVHS_C_IN
C
C
HD_Y_IN
HD_Y_IN
Y_G1
Y_G1
HD_PB_IN
HD_PB_IN
PB_B1
PB_B1
HD_PR_IN
HD_PR_IN
PR_R1
PR_R1
24/30bit
24/30bit
YCbCr
YCbCr
Sil9185
Sil9185
H_17370_066.eps
9.7
Audio Processing
Refer to the LC7.2E LA Service Manual.
100807
100807
LC7.5E LA
9.
EN 95

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents