Advertisement
QQ
3 7 63 1515 0
2-2 HEX Inverter (Single Stage) : M74HCU04(IC51)
Pin No.
Pin Name
1,3,5,9,11,13
A0 to A5
2,4,6,8,10,12
Q0 to Q5
7
GND
14
VCC
2-3 Flash Memory : M29W 800AT
Pin No.
Pin Name
1~8
A15~A8
9,10
N.C.
11
WE
12
RP
13,14
N.C.
15
RY/BY
16,17
A18,A17
18~25
A7~A0
26
CE
27,46
VSS
28
QE
29~36
DQ0~DQ15
38~45
37
VCC
45
DQ15
47
BYTE
48
A16
2-4 DC Motor Driver : KA8082(IC23)
TE
L 13942296513
Pin No.
Pin Name
1
GND
2
VO1
3
VCTL
4
VIN1
5
VIN2
6
SVCC
7
PVCC
8
VO2
2-5 64 Bit SDRAM : HY57V641620HGT
Pin No.
1,14,27,
2,4,5,7,8,10
11,13,42,44 45,
DQ0~DQ15
47,48,5051,53
3,9,43,49
6,12,46,52
15,39
LDQM,UDQM
16,17,18
WE,CAS,RAS
19
20,21
22,23~26
A10, A0~A3
29~34,35
A4~A9, A11
28,41,54
www
36,40
37
.
38
CIRCUIT DESCRIPTION
I/O
Pin Description
I
Data Inputs
O
Data Outputs
-
Ground
-
Positive Supply Voltage
I/O
I
Address Inputs
-
Unused
-
Write Enable
-
Reset/Block Temporary Unprotect
-
Unused
O
Ready/Busy/Output
I
Address Inputs
I
Address Inputs
-
Chip Enable
-
Ground
-
Output Enable
I/O
Data Input/Outputs, Command Inputs
-
Supply Voltage
I/O
Data Input/Outputs or Address input
-
Byte/Word Organization
I
Address Inputs
I/O
Pin Description
-
Ground
O
Output 1
I
Motor speed control
I
Input 1
I
Input 2
-
Supply voltage (Signal)
-
Supply voltage (Power)
O
Output 2
Pin Name
I/O
VCC
-
Power supply for internal circuits and input buffers.
I/O
Multiplexed data input/output pin.
VCCQ
-
Power supply for output buffers.
VSSQ
-
Ground for output buffer.
I/O
Controls output buffers in read mode and masks input data in write mode.
-
WE, CAS and RAS define the operation.
CS
-
Enables or disables all inputs except CLK, CKE, and DQM.
Selects bank to be activated during RAS activity.
BA0,BA1
-
Selects bank to be read/written during CAS activity.
-
Address bus : A0~A11
VSS
-
Ground for internal circuits and input buffers.
NC
-
Unused.
x
ao
Controls internal clock signal and when deactivated, the SDRAM will be
y
CKE
-
one of the states among power down, suspend or self refresh.
i
The system clock input. all other inputs are registered to the SDRAM on
CLK
I
the rising edge of CLK.
DVF-3060/3060-S/3060K-S
8
Truth Table
Pin Description
Q Q
3
6 7
1 3
Pin Description
u163
.
2 9
9 4
2 8
A
Q
L
H
H
L
1 5
0 5
8
2 9
9 4
m
co
9 9
2 8
9 9
7
Advertisement
