Denon DCD-510AE Service Manual page 28

Hide thumbs Also See for DCD-510AE:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
Pin
Symbol
No.
IPF
56
SFSY
57
ZDET
58
GPIN
59
MS
60
DoUT(Po6)
61
AoUT1(Po7)
62
BCKo(Po8)
63
LRCKo(Po9)
64
AiN(Pi4)
65
BCKi(Pi5)
66
67
LRCKi(Pi6)
VDD1
68
VSS
69
TE
L 13942296513
AWRC
70
PVDD3
71
PDo
72
TMAXS
73
TMAX
74
LPFN
75
LPFo
76
PVREF
77
VCoF
78
PVSS3
79
SLCo
80
RFi
81
www
RFRPi
82
.
http://www.xiaoyu163.com
I/O
Description
O
Correction flag output
3I/F
O
Servo internal register read clock output pin
3I/F
Internal Audio DAC Zero data detection flag
O
output
3I/F
I
CD General Input port(Pull down by 100K
when not in use)
3I/F
I
Microprocessor I/F mode selection pin.
3I/F
"H": Parallel I/F, "L": Serial I/F
O
Digital Audio output (SPDIF) pin
(DSP general output port -6)
3I/F
O
Audio data output pin -1(DSP general
output port -7)
3I/F
O
Bit clock output pin for AoUT
(DSP general output port -8)
3I/F
O
L/R channel clock output pin
(DSP general output port -9)
3I/F
I
Audio data input for Audio DAC
(DSP general input port -4)
3I/F
I
Bit clock input pin for AiN
3I/F
(DSP general input port -5)
I
L/R channel clock for AiN
3I/F
(DSP general input port -6)
Power supply pin for 1.5V digital circuit.
Grounding pin for 1.5V digital circuit.
O
VCO control pin for active wide-range PLL
3AI/F
Power supply pin for 3.3V CD PLL circuit.
O
EFM and PLCK Phase difference signal
3AI/F
output pin.
O
TMAX detection result output pin
3AI/F
O
TMAX detection result output pin
3AI/F
I
PLL circuit LPF amplifier inversion input pin
3AI/F
O
PLL circuit LPF amplifier Output pin
3AI/F
PLL circuit 1.65 V reference voltage pin.
O
VCO filter pin
3AI/F
Grounding pin for 3.3V CD PLL circuit.
EFM slice level output pin.
O
Output impedance =2.5k
3AI/F
analog/digital slice mode.
I
RF signal input pin
3AI/F
Zin is selectable by command.
I
RF ripple signal input pin
x
ao
u163
3AI/F
y
i
http://www.xiaoyu163.com
2 9
8
Q Q
3
6 7
1 3
both of
.
28
DCD-510AE
9 4
2 8
Default
Remarks
O
CMOS PORT
O
CMOS PORT
O
CMOS PORT
I
Schmitt input
I
O
CMOS PORT
O
CMOS PORT
O
CMOS PORT
O
CMOS PORT
I
Schmitt input
I
Schmitt input
I
Schmitt input
Applicable in CLV/CAV
1 5
0 5
8
2 9
9 4
O
mode. Connect 0.033 uF.
4-state output (
O
Hiz,PVSS3,PVREF)
3-state output
O
(PVDD3,PVSS3,HiZ)
3-state
O
output(PVDD3,PVSS3,HiZ)
Connect resister of LPF,
I
refer to application circuit
diagram.
Connect capacitor of LPF,
O
refer to application circuit
diagram.
Connected to VREF and
VRO inside of IC. Connect
0.1uF.
O
Connect 0.01uF.
Connect capacitor
O
according with servo
frequency band.
Zin 20k
10k
I
m
I
co
9 9
2 8
9 9
PVDD3,
5k

Advertisement

Table of Contents
loading

Table of Contents