Sanyo MCD-S735F Service Manual page 15

Cd portable audio am/fm stereo cassette recorder
Hide thumbs Also See for MCD-S735F:
Table of Contents

Advertisement

IC BLOCK DIAGRAM & DESCRIPTION
-,
ICO02 MN66271 RA
w
Vss
uwui
Uvssl
/Rst
/Tt$T
F=l
IW
TE
R$lw
L-J----
p--l
ILULI
II
Irwu
I'g
n.)
~-jf
-
dj
J-L
p
1,
1 1
-1
J
,
'!4
SEW
w
u
LIW EHWti CUWIIIIIH
TRL'IS
WET
WI!
/WWT
IWT
w
4
DVDD1
I
Idigital power supply
5
DCSSI
I
digital ground
6
Tx
o
di9ital audio interiace output signal
7
MCLK
I
mi-con command clock signal
input
8
MDATA
I
mi-con command data input
9
MLD
I
mi-con command load signal input
10
SENSE
o
sense signal output(OH,
FESL, NACEND, NAJEND,
1
45
I
IREF
I I lbaaecarfy
input signal
I
46
DRF
I
DSL bias terminal
47
DSLF
1/0
DSL loop filter terminal
46
PLLF
1/0 PLL loop filter terminal
49
VCOF
1/0 VCO loop filter terminal
I
50
I AVDD2
I I Ianalog powersupply
I
~
flLOCK
O trackin
servo leadsi
nal
I
subcode-Qre
istrerextemal
clock in ut
51
AVSS2
I
analcg ground
62
EFM
o
EFM signal output
53
PCK
o
PLL clock output
54
PDO
o
EFM
signal, PCK signal phase detect output
55
SUBC
o
subcode-serial output data
15
SUBQ
o
su&cda-Q
coda output
16
DMUTE
I
muting input
17
STAT
o
status signal(CRC, CUE, CLVS, TTSTOP, FCLV)
18
/RST
I
reset input
19
SMCK
o
MSEL = H :8, 4672MHz clock signal output
SC.terminal
MSEL = L: 4, 2336MHz clock signal output
20
PMCK
o
88.2KHz clock signal output
21
TRV
o
traverse output
I
62
I /CLDCK I (
3
subcode-flame-clock
signal f CLDCK=7.35KHZ
63
FCLK
o
Xtal. flame clock f FCLK=7.35KHZ
M
IPFLAG
o
fl?fl n, ,+nn n f
E6
FLAG
o &
G
CLVS
o
sDindle servo phas
'22
TVD
o
traverse drive output
a
Pc o
0
spindle-motor
ON signal
.24
ECM
o
spindle-motor drive signal
3-State
z
ECS
o
spindle-motor
drive signal
23
KICK
o
kick pulse output
se synchro status signal
I
67
1
CRC
I O ICR
I 63 I
DEMPH
I O ldeemphasis detect signal
27
TRD
o
tracking drive output
a
FOD
o
focus drive output
29
VREF
I
part of output DA refence voltage
m
FBAL
o
fcas
balance adjustment output
31
TBAL
o
tracking balance adjustment output
69
RESY
o
flame re-synchro signal
70
IRST2
1 reset terminal
7'1
/TEST
1 test terminal
72
AVDDI
I
analog power supply
73
0( }TL
o
1 &l
Outmil
I
3?
I
FE
I I Ifocus error signal input
I
74
AVSSI
I Ianalog ground
75
OUTR
O I R ch ~1ten,,+
76
RSEL
I
RF signal terminal
77
CSEL
I
Xtal, terminal
78
PSEL
I
test terminal
79
MSEL
I
SMCK terminal
m
Sswl
I
S(
JR(3
terminal
33
TE
I
tracking error signal
IIIPUL
34
RFENV
I
RF envelops signal input
25
VDET
I
oscillations detect signal output
36
OFT
I
off-track stgr=l ~-.-,,+
---- -, :-—...
I
37
1
TRCRS
I I
track cross S,9,,~, ,,,P~,
3
/RFDET
I I ]RF detect signal input
I
.;""51
:....,
,+
I
39
I
BDO
i I Idrop-out signal input
40
LDON
I O Iiaser ON signal output
i
-14-

Advertisement

Table of Contents
loading

Table of Contents