Aiwa CDC-MA01 Service Manual page 38

QQ
3 7 63 1515 0
Pin No. Pin Name
40 SE
41 TE
42 CE
43 RFDC
44 ADIO
45 AVSS0
46 IGEN
47 AVDD0
48 ASYO
49 ASYI
50 RFAC
51 AVSS1
52 CLTV
53 FILO
54 FILI
55 PCO
56 AVDD1
57 BIAS
58 VCTL
59 V16M
TE
L 13942296513
60 VPCO
61 DVDD2
62 ASYE
63 MD2
64 DOUT
65 LRCK
66 PCMD
67 BCK
68 EMPH
69 XTSL
70 DVSS2
71 XTAI
72 XTAO
73 SOUT
74 SOCK
www
75 XOLT
76 SQSO
77 SQCK
.
http://www.xiaoyu163.com
I/O
I Sled error signal input.
I Tracking error signal input.
I Center servo analog input.
I RF signal input.
O Test. No connected.
– Analog GND.
I Constant current input for operational amplifier.
– Analog power supply.
O EFM full-swing output. (L = VSS, H = VDD)
I Asymmetry comparator voltage input.
I EFM signal input.
– Analog GND.
I Multiplier VCO1 control voltage input.
O Master PLL filter output. (slave = digital PLL)
I Master PLL filter input.
O Master PLL charge pump output.
– Analog power supply.
I Asymmetry circuit constant current input.
I Wide-band EFM PLL VCO2 control voltage input. (Not used)
Wide-band EFM PLL VCO2 oscillation output. Serves as wide-band EFM PLL clock input by
I/O
switching with the command. (Not used)
O Wide-band EFM PLL charge pump output. (Not used)
– Digital power supply.
I Asymmetry circuit on/off. (L = OFF, H = ON) (Connected to digital power supply)
I Digital Out on/off control. (L = OFF, H = ON) (Connected to digital power supply)
O Digital Out output. (Not used)
O D/A interface. LR clock output. f = Fs.
O D/A interface. Serial data output (two's complement, MSB first).
O D/A interface. Bit clock output.
Outputs a high signal when the playback disc has emphasis, and a low signal when there is no
O
emphasis.
Crystal selection input. Low when the crystal is 16.9344 MHz; high when it is 33.8688 MHz.
I
(Connected to digital GND)
– Digital GND.
I Crystal oscillation circuit input. When the master clock is input externally, input from this pin.
O Crystal oscillation circuit output.
O Serial data output in servo block.
O Serial data readout clock output in servo block.
O Serial data latch output in servo block.
x O ao Sub-Q 80-bit, PCM peak or level data outputs. CD TEXT data output. u163
y
I SQSO readout clock input.
i
http://www.xiaoyu163.com
2 9
8 Description
Q Q
3 6 7 1 3 1 5
co
.
– 38 –
9 4 2 8
0 5 8 2 9 9 4 2 8
m
9 9
9 9