Table of Contents
Advertisement
QQ
3 7 63 1515 0
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-8
Q281 : IC42S16100 (16-Mbit Synchronous Dynamic RAM)-1/2
BLOCK DIAGRAM
CLK
CKE
COMMAND
CS
DECODER
RAS
&
CAS
CLOCK
WE
GENERATOR
A11
1
A10
A9
REFRESH
CONTROLLER
A8
A7
A6
REFRESH
A5
COUNTER
A4
A3
A2
A1
A0
ADDRESS
LATCH
11
TE
L 13942296513
PIN CONFIGURATION
VCC
I/O0
I/O1
GNDQ
I/O2
I/O3
VCCQ
I/O4
I/O5
GNDQ
I/O6
I/O7
VCCQ
LDQM
WE
CAS
RAS
CS
A11
A10
A0
A1
www
A2
A3
VCC
.
http://www.xiaoyu163.com
MODE
REGISTER
11
SELF
REFRESH
CONTROLLER
ROW
1
50
GND
2
49
I/O15
3
48
I/O14
4
47
GNDQ
5
46
I/O13
6
45
I/O12
7
44
VCCQ
8
43
I/O11
9
42
I/O10
10
41
GNDQ
11
40
I/O9
12
39
I/O8
13
38
VCCQ
14
37
NC
15
36
UDQM
16
35
CLK
17
34
CKE
18
33
NC
19
32
A9
20
31
A8
21
30
A7
22
29
A6
23
28
A5
24
27
A4
x
ao
25
26
GND
y
i
http://www.xiaoyu163.com
8
ROW
ADDRESS
2048
BUFFER
11
11
SENSE AMP I/O GATE
8
COLUMN DECODER
8
SENSE AMP I/O GATE
2048
ROW
ADDRESS
BUFFER
11
11
Q Q
3
6 7
1 3
u163
.
TX-SR504/504E/8450
2 9
9 4
2 8
MEMORY CELL
ARRAY
BANK 0
DATA IN
BUFFER
16
256
256
DATA OUT
BUFFER
16
MEMORY CELL
ARRAY
BANK 1
1 5
0 5
8
2 9
9 4
m
co
9 9
DQM
16
I/O 0-15
16
Vcc/VccQ
GND/GNDQ
2 8
9 9
Hide quick links:
Advertisement
Table of Contents
