Integra DHC-9.9 Service Manual page 105

QQ
3 7 63 1515 0
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-61
Q8501 : SII9135ACTU ( HDMI Receiver)
BLOCK DIAGRAM
DSDA0
Port
DSCL0
MUX
DSDA1
DSCL1
R1XC
TMDS
R1X0
Digital
Core
R1X1
R1X2
TE
L 13942296513
R0XC
TMDS
R0X0
Digital
R0X1 Core
R0X2
R0PWR5V
R1PWR5V
www
.
http://www.xiaoyu163.com
2
I C
Slave
HDCP
Embedded
24-Bit
Keys
Data
HS, VS,
DE
HDCP &
Repeater
Decryption
Engine
Port
MUX
24/30/36-Bit
Encrypted Pixel
Data
HS, VS,
DE
36-Bit
Data
Detect
x ao u163
y
i
http://www.xiaoyu163.com
2 9
8
Registers
Configuration
Logic Block
Q Q
3 6 7 1 3
XOR
Mask
24/30/36-Bit
Decrypted Pixel
Data
Control Signals
Video
Deep Color
Color Space
Converter
Up/Down
Sampling
Port
co
.
TX-SR876/SA876
9 4 2 8
2
I C
Slave
Aux
MCLK
Data
Gen
HDMI
Mode
Audio
Control
Data
1 5 0 5 8 2 9 9 4
Decode
36
Auto A/V
Exception
Handling
m
9 9
RESET#
INT
CSDA
CSCL
MCLKOUT
XTALIN
XTALOUT
SCK
WS
SD[3:0]
SPDIF
2 8 9 9
DCLK
DL[3:0]
DR[3:0]
EVNODD
DE
HSYNC
VSYNC
ODCK
Q[35:0]
MUTEOUT
SCDT