Sony FWD-32LX1R Service Manual page 103

Hide thumbs Also See for FWD-32LX1R:
Table of Contents

Advertisement

D3 (2/6) PCA9555DB-118 (IC2202)
A0
21
A1
2
8-BIT
A2
3
WRITE PULSE
READ PULSE
2
I
C/SMBUS
CONTROL
SCL
22
INPUT
8-BIT
FILTER
23
SDA
WRITE PULSE
READ PULSE
24
VDD
POWER-ON
VSS
12
RESET
NOTE: ALL I/Os ARE SET TO INPUTS AT RESET
D3 (2/6) PST3629NR (IC2201)
V
5
CC
R
D
_
+
4
Vref
GND
3
1
CD
D3 (3/6) BA18BCOWFP-E2 (IC2406)
D3 (3/6) BA25BC0WFP-E2 (IC2405)
D3 (3/6) BA33BC0WFP-E2 (IC2404)
_
VREF
DRIVER
TSD
OCP
1
2
3
4
5
CTL
VCC
GND
OUT
C
FWD-32LX1R
13
I/O10
14
I/O11
15
I/O12
INPUT/
16
I/O13
OUTPUT
17
I/O14
PORTS
18
I/O15
19
I/O16
20
I/O17
4
I/O00
5
I/O01
6
I/O02
INPUT/
7
I/O03
OUTPUT
PORTS
8
I/O04
9
I/O05
10
I/O06
11
I/O07
VINT
LP FILTER
1
INT
D3 (3/6) S-80828CNNB-B8NT2G (IC2403)
VCC
4
_
OUT
+
VREF
VSS
2
D3 (3/6) NJM2903V (TE2) (IC2403)
OUTPUT1
1
8
V+
7
OUTPUT2
1
_INPUT1
2
2
+INPUT1
_INPUT2
3
6
+INPUT2
GND
4
5
D3
D3
D3 (3/6) MBM29LV800TA-70PFTN (IC2408)
RY/BY
RY/BY
BUFFER
VCC
37
VSS
27
ERASE VOLTAGE
GENERATOR
VSS
46
WE
11
STATO
CONTROL
BYTE
47
RESET
12
COMMAND
REGISTER
PROGRAM VOLTAGE
GENERATOR
CE
26
CE
28
STB
25 ,
16
23
TIMER FOR
,
LOW VCC DETECTOR
PROGRAM/ERASE
1
9
,
A0 TO A15
48
A-1
24
D3 (4/6) BA7078AF-E2 (IC1809)
1
HSCTL
1
OUT
H SYNC DET
C/HSYNC IN
2
VIDEO IN
3
SYNC SEPA
4
VSEPA
V SYNC SEPA
VSNC IN
5
CVPOL
6
V SYNC DET
CVEXI
7
8
CPSEL
CLAMP PULSE GEN
GDN
9
8-9
8-9
D3 (4/6) TC74HC123AF(EL) (IC1807)
DQ0 TO DQ15
29 - 36, 38 - 45
16
15
14
13
INPUT/OUTPUT
BUFFERS
Q
Q
CLR
CHIP ENABLE
STB
1
2
3
4
DATA LATCH
OUTPUT ENABLE
LOGIC
Y-DECODER
Y-GATING
ADDRESS
LATCH
X-DECODER
CELL MATRIX
D3 (4/6) TC74LCX00FT(EL) (IC1801)
VCC
4B
14
13
18 POLH
1
2
1A
1B
17
EXIH
16
POLV
15
EXIV
HOR. SYNC
CONTROL
14
VCC
D3 (4/6) TC74LCX14F(EL) (IC1800)
13
HDRV
V
DD
CLAMP
12
14
13
12
11
11
VDRV
10
CPWID
1
2
3
4
12
11
10
9
Q
Q
5
6
7
8
4A
4Y
3B
3A
3Y
12
11
10
9
8
3
4
5
6
7
1Y
2A
2B
2Y
GND
10
9
8
5
6
7
GND

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rm-980Ss-sp32fw

Table of Contents