Integra DTR-5.8 Service Manual page 44

QQ
3 7 63 1515 0
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -9
Q301 : CS42518 (8-Ch Codec with S/PDIF Receiver)
PIN CONFIGURATION
TE
L 13942296513
TERMINAL DESCRIPTION (1/3)
Pin Name #
CX_SDIN1 1
CX_SDIN2 64
CX_SDIN3 63
CX_SDIN4 62
CX_SCLK 2
CX_LRCK 3
VD 4
51
DGND 5
52
VLC 6
SCL/CCLK 7
www
SDA/CDOUT 8
.
AD1/CDIN
9
http://www.xiaoyu163.com
CX_SDIN1 1
CX_SCLK 2
CX_LRCK 3
VD 4
DGND 5
VLC 6
SCL/CCLK
7
SDA/CDOUT 8
AD1/CDIN 9
AD0/CS 10
INT 11
RST 12
AINR- 13
AINR+
14
AINL+ 15
AINL- 16
Pin Description
Codec Serial Audio Data Input (Input) - Input for two's complement serial audio data.
CODEC Serial Clock (Input/Output) - Serial clock for the CODEC serial audio interface
CODEC Left Right Clock (Input/ Output) - Determines which channel, Left or Right, is currently active on
the CODEC serial audio data line.
Digital Power (Input) - Positive power supply for the digital section.
Digital Ground (Input) - Ground reference. Should be connected to digital ground.
Control Port Power (Input) - Determines the required signal level for the control port.
Serial Control Port Clock (Input) - Serial clock for the serial control port. Requires an external pull-up
resistor to the logic interface voltage in I2C mode as shown in the Typical Connection Diagram.
Serial Control Data (Input/Output) - SDA is a data I/O line in IC mode and requires an external pull-up
x ao u163
y
resistor to the logic interface voltage, as shown in the Typical connection Diagram. CDOUT is the output
data line for the control port interface in SPI mode.
i
Address Bit 1 (I2C)/Serial Control Data (SPI) (Input) - AD1 a chip address pin in I2C mode; CDIN is
the input data line for control port interface in SPI mode.
http://www.xiaoyu163.com
2 9
8
CS42518
Q Q
3 6 7 1 3 1 5
co
.
9 4 2 8
48 RXP1/GP01
47 RXP1/GP01
46 RXP1/GP01
45 RXP1/GP01
44
RXP1/GP01
43
RXP1/GP01
42 RXP1/GP01
41 VARX
40 AGND
39 LPFLT
38 MUTEC
37
AOUTA1-
36
AOUTA1+
35 AOUTB1+
34 AOUTB1-
33 AOUTA2-
0 5 8 2 9 9 4 2 8
m
DTR-5.8
9 9
9 9