Schematic Diagram - Dsp Board - Sony STR-DA5200ES Service Manual

Multi channel av receiver
Hide thumbs Also See for STR-DA5200ES:
Table of Contents

Advertisement

Q Q
3 7 6 3 1 5 1 5 0
6-30. SCHEMATIC DIAGRAM – DSP Board –
IC4
TC7WH157FK
FLIP-FLOP
(TE85R)
SF_CPU_CE*
SF_DSP_CE*
SF_DSP_MAS
8
DSP_SPICLK
2
6
1
IC5(1/2)
TC7WH125FK
(TE85R)
SPI_CLK
SWITCHING
IC5(2/2)
TC7WH125FK
(TE85R)
4
DSP_MOSI
5
3
7
MOSI
DSP_MISO
C36
10
C39
0.1
T E
L
1 3 9 4 2 2 9 6 5 1 3
C26
0.1
C28
0.1
C29
0.1
C30
0.1
R21
10k
C25
0.01
R24
1k
DSP_RESET*
DSP_SPIDS*
R25
0
R32
10k
C32
0.1
SPI_CLK
R26
22
DSP_MISO
R27
22
MOSI
R28
22
C23
0.1
C33
0.1
R36
10
C34
0.1
C24
0.01
R29
22
R30
22
R17
0
R20
0
R13
0
R18
0
R16
0
C9
8p
R23
470
C10
8p
X1
R35
25MHz
1M
C35
0.1
C19
10
C40
0.1
w w w
STR-DA5200ES
• See page 98 for IC Block Diagrams. • See page 114 for IC Pin Function Description.
SERIAL FLASH
IC3
C3
0.1
SST25VF04-
R9
R12
06STRES-BRONZE
10k
10k
C8
0.1
C5
0.1
R33
10k
R34
10k
R31
R46
R47
R48
R55
10k
22
0
0
0
DSP
IC2
ADSP21266SKSTZ
-2C
x
a o
C45
y
0.1
R49
0
.
i
http://www.xiaoyu163.com
FB2
IC1
SI-3010KM-TL
+1.2V REGULATOR
R14
2k
R5
10k
R1
0.33
R2
C7
10k
C12
C1
R15
C6
100
0.1
82
10k
0.1
2V
R60
22
C71
0.1
C85
10
Q
Q
3
7
6
R64
22
SO_D
SO_C
R65
22
C73
0.1
R66
22
SO_B
R67
22
SO_A
SF_DSP_MAS
C74
R68
0.1
22
RB1
0
C75
0.1
A18
A17
C88
0.1
A16
C76
0.1
ALE
AD15
AD8
AD14
AD9
AD10
AD13
AD11
AD12
C77
0.1
AD11
AD12
AD10
AD9
C78
0.1
AD13
AD8
AD14
AD7
AD15
AD6
R62
0
ALE
RD*
AD5
AD4
R63
0
AD3
AD2
C80
82
4V
C79
AD1
0.1
AD0
ALE
C81
100
C67
2V
R3
0.1
0.33
u 1 6 3
R61
C70
C63
0
10
0.1
59
59
http://www.xiaoyu163.com
2
4
8
9
9
FB1
(Page 43)
C11
0.1
CN1
50P
50
PWR_EXT
48
PWR_EXT
46
PWR_INT
44
PWR_INT
42
GND
40
GND
SO_B
38
SO_B
SO_D
36
SO_D
DSP_LRCK
34
DSP_LRCK
32
GND
30
RESERVED
28
GND
SI_B
26
SI_B
SI_D
24
SI_D
LRCK
22
LRCK
20
GND
BCK
18
BCK
16
GND
DSP_INT
14
DSP_INT
DIR_RERR
12
DIR_RERR
10
RESERVED
SF_CPU_CE*
3
1
5
1
5
0
8
9
2
8
SF_CPU_CE
DSP_MOSI
6
DSP_MOSI
SF_DSP_MAS
4
SF_DSP_MAS
2
GND
FB3
RD*
C91
IC6
10
MC74LCX16373DTR2
RB6
47
A0
A15
A1
A14
A2
A13
A3
A12
A4
R69
RB7
C89
C92
47
AD0
0.1
0.1
A11
AD1
A10
AD2
A9
AD3
A8
RB10
33
A7
AD4
A6
AD5
A5
AD6
A4
AD7
RB8
WR*
47
C90
C93
A5
0.1
0.1
A3
A6
A2
A7
A1
A8
A0
A16
RB9
47
m
c o
ADDRESS LATCH
.
STR-DA5200ES
2
8
9
9
CN2
2P
1.2V
(NC)
1.2V
2/5
PWR_EXT
49
PWR_EXT
47
PWR_INT
45
PWR_INT
43
GND
41
GND
39
SO_A
SO_A
37
SO_C
SO_C
35
SO_E
SO_E
33
GND
31
DSP_BCK
DSP_BCK
29
GND
27
SI_A
SI_A
25
SI_C
SI_C
23
SI_E
SI_E
21
GND
19
MCK
MCK
17
GND
15
DSP_RESET*
DSP_RESET
13
DIR_NONAU
DIR_NONAU
11
RESERVED
9
DSP_SPIDS*
4
9
8
2
9
9
DSP_SPIDS
7
DSP_MISO
DSP_MISO
5
DSP_SPICLK
DSP_SPICLK
3
GND
1
C94
C95
FB4
0.1
10
A10
A9
A15
0
RB12
33
AD15
AD14
AD13
AD12
C96
0.1
RB13
33
C97
0.1
AD11
AD10
RB11
33
AD9
AD8
A18
A14
A13
A12
A11
A17
IC7
IS61LV6416-10TLT
S-RAM

Advertisement

Table of Contents
loading

Table of Contents