Denon S-102 Service Manual page 51

Name Pin Numbers
HWR#
DCI_CLK 149
AUX4[5]
HRD#
DCI_ACK# 150
AUX4[6]
HIOCS16#
AUX3[4]
151
CAMCLK
PIXIN_CLK
HCS1FX#
152
AUX3[7]
HCS3FX#
153
AUX3[6]
HA[2:0]
154, 155, 158
AUX4[4:2]
AUX0
160
I2CDATA
AUX1
161
I2C_CLK
AUX2
162
IOW#
AUX3
165
IOR#
AUX4-7 166-169
LOE# 170
LCS0#
173
PIXOUT_CLK
LCS[3:1]# 174-176
178-182, 185-191,
LD[15:0]
194-197
LWRLL# 198
LWRHL# 199
CAMIN0
202
PIXIN0
CAMIN1
203
PIXIN1
I/O Definition
I/O Host write.
I/O DVD channel data clock; (5V tolerant input).
I/O Aux4 data I/O; (5V tolerant input).
O Host read.
I/O DVD channel data valid; (5V tolerant input).
I/O Aux4 data I/O; (5V tolerant input).
I Device 16-bit data transfer.
I/O Aux3 data I/O; (5V tolerant input).
I Camera port pixel clock input.
I CCIR656 input pixel clock.
O Host select 1.
I/O Aux3 data I/O; (5V tolerant input).
O Host select 3.
I/O Aux3 data I/O; (5V tolerant input).
I/O Host address bus.
I/O Aux4 data I/Os; (5V tolerant input).
I/O Auxiliary port 0 (open collector); (5V tolerant input).
I/O I C data I/O; (5V tolerant input).
2
I/O Auxiliary port 1 (open collector); (5V tolerant input).
I/O I C clock I/O; (5V tolerant input).
2
I/O Auxiliary port; (5V tolerant input).
O I/O write strobe (LCS1).
I/O Auxiliary port; (5V tolerant input).
O I/O read strobe (LCS1).
I/O Auxiliary ports; (5V tolerant input).
O RISC port output enable.
O RISC port chip select 0.
O CCIR656 output pixel clock.
O RISC port chip select [3:1].
I/O RISC port data bus; (5V tolerant input).
O RISC port low-byte write enable.
O RISC port high-byte write enable.
I Camera YUV 0.
I CCIR656 input pixel 0.
I Camera YUV 1.
I CCIR656 input pixel 1.
51
S-102