Sch04_Sub Cpu - Denon AVR-X3100W Service Manual

Hide thumbs Also See for AVR-X3100W:
Table of Contents

Advertisement

1
2
3
A
B
C
SCPU
D
Z2PLDAERR
Z2PLDAERR
PLDAERR
APLDCK
APLDCK
C5
APLDDI
APLDDI
APLDCS
TO 5C
APLDCS
E
SUBTCK
SUBTCK
SUBTMS
SUBTMS
SUBTDI
SUBTDI
SUBTDO
SUBTDO
C6
SUBTCK
SUBTMS
TO 6C
SUBTDO
F
DSP_FLAG3
DSP_FLAG3
DSP_ICS
DSP_ICS
C7
DSP_FLAG0
DSP_FLAG0
DSP_RST
SUBTDO
TO 7C
DSP_RST
DSPI_CLK
SUBTMS
DSPI_CLK
DSP_MISO
DACRST
DSP_MISO
DSP_MOSI
DSP_MOSI
DACMC
DACMDI
G
DACMS
DSP_RST
DSP_ICS
DSP_FLAG0
DSP_FLAG3
VIN_A
VIN_B
VIN_C
COMP_SW1
COMP_SW2
H
DIRRST1
DIRRST1
C8
DIRDOUT
DIRDOUT
DIRDIN
TO 8C
DIRDIN
DIRCE
DIRCE
DIRCLK
DIRCLK
TXEN
DACRST
DACRST
J
C9
DACMC
DACMC
TO 9C
DACMDI
DACMDI
DACMS
DACMS
VIN_A
VIN_A
1A
VIN_B
VIN_B
TO A1
VIN_C
VIN_C
COMP_SW1
COMP_SW1
COMP_SW2
COMP_SW2
K
SCPU
L
M
GND LINE
POWER+ LINE
POWER- LINE
ANALOG AUDIO
1
2
3
4
5
6
7
D1
D2
TO 1D
TO 2D
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
PE2
76
R1732
33
PE1
77
PE0
78
R1733
OPEN
PD7
79
R1734
33
80
PD6
R1735
33
81
PD5
R1736
33
PD4
82
R1737
OPEN
PD3
83
PD2
84
85
PD1
IC171
PD0
86
R1738
OPEN
P47
87
R1739
33
CVIR5F5210ABDFP
P46
88
R1740
33
89
P45
R1741
33
90
P44
R1742
33
P43
91
R1743
33
P42
92
R1744
OPEN
P41
93
94
VREFL0
R1745
OPEN
P40
95
C1716
0.1
VREFH0
96
C1717
0.1
AVCC0
97
R1746
OPEN
P07
98
AVSS0
99
P05
100
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
C1728
100P
R1704 OPEN
X1701
12MHz
DIGITAL AUDIO
TMDS SIGNAL
ANALOG VIDEO
4
5
6
7
8
9
10
D3
D4
6F
D5
TO 3D
TO 4D
TO F6
TO 5D
C1713 OPEN
10K
R1721
54
53
52
51
PC2
50
R1720
PC3
49
33
PC4
48
PC5
47
PC6
46
PC7
45
R1789
33
P50
44
P51
43
P52
42
P53
41
P54
40
P55
39
PH0
38
PH1
37
R1718
33
PH2
36
R1717
33
PH3
35
P12
34
R1716
OPEN
P13
33
P14
32
R1715
0
P15
31
R1714
33
P16
30
P17
DIRRST1
29
R1713
33
P20
28
P21
27
P22
26
33
R1712
SCPU
STBY POWER
DIGITAL VIDEO
8
9
10
127
11
12
13
R1781
OPEN
R1782
OPEN
R1783
4.7K
R1784
4.7K
R1785
4.7K
R1786
4.7K
R1787
4.7K
DV_POWER2
DV_POWER1
CEC_POWER
DA_POWER
DSP_MISO
DSP_MOSI
HINSELC
HINSELB
HINSELA
SD/HD
HDMI CEC_PART
DE_RST
IP_RST
777_2_HINT
777_2_RST
777_1_HINT
CEC_COM
777_1_RST
777_HINT
C1721
HSCL
OPEN
HSDA
CEC_OUT
R1751
777_RST
Q1701
INC2001AC1
10K
Z2PLDAERR
SUBBDOWN
DIRDIN
R1753
2.2M
SOMI
MOSI
CLK_MO
CEC_IN
R1759
220K
Q1702
2SC3052
Q1703
2SC3052
MP:open
CN171
RXINT0
CJP11GA193ZY
10022H-11C
ACK_SIMO
R1768
33
SCPURXD
SCPUTXD
Q1704
RT1N141C
SCPU
Q1706
RT1N141C
SCHEMATIC DIAGRAMS (4/33)

SCH04_SUB CPU

11
12
13
14
15
16
A
B
SCPU5V
DGND
SCPU3.3V
8B
SUBBDOWN
C
SUBBDOWN
TO B8
CEC_POWER
CEC_POWER
DV_POWER2
DV_POWER2
DV_POWER1
DV_POWER1
DA_POWER
DA_POWER
D
D6
SCPURXD
SCPURXD
TO 6D
SCPUTXD
SCPUTXD
E
F
NET/HDMI
NET/HDMI
D7
RGB/YC
RGB/YC
TO 7D
SD/HD
SD/HD
THR/UPSCL
THR/UPSCL
G
H
CLK_MO
CLK_MO
MOSI
MOSI
ACK_SIMO
1C
ACK_SIMO
SUB_RST
SUB_RST
TO C1
REQ_SOMI
REQ_SOMI
SOMI
SOMI
SUB_UPDATE
PLDAERR
J
NC
NC
NC
NC
MD
K
UB
DGND
SCPURXD
SCPUTXD
SCPU3.3V
RST
SUB_RST
L
M
14
15
16

Advertisement

Table of Contents
loading

Table of Contents