LG TU550 Service Manual page 141

Table of Contents

Advertisement

7. CIRCUIT DIAGRAM
1
1
2
2
3
3
( +/- 50ppm for USB OTG )
USB_XTALIN
A
A
USB_XTALOUT
B
B
SDRAM_ADDR(0:14)
SDRAM_DATA(0:31)
C
C
SDRAM_DATA(0:31)
T8
SDRAM_DATA(31)
SDRAM1_D31
T6
SDRAM_DATA(30)
SDRAM1_D30
T4
SDRAM_DATA(29)
SDRAM1_D29
R8
SDRAM_DATA(28)
SDRAM1_D28
T2
SDRAM_DATA(27)
SDRAM1_D27
T1
SDRAM_DATA(26)
SDRAM1_D26
R6
SDRAM_DATA(25)
SDRAM1_D25
R4
SDRAM_DATA(24)
SDRAM1_D24
W4
SDRAM_DATA(23)
SDRAM1_D23
V6
SDRAM_DATA(22)
SDRAM1_D22
Y2
SDRAM_DATA(21)
SDRAM1_D21
Y1
SDRAM_DATA(20)
SDRAM1_D20
E1
SDRAM_DATA(19)
D
D
SDRAM1_D19
R11
SDRAM_DATA(18)
SDRAM1_D18
V4
SDRAM_DATA(17)
SDRAM1_D17
U6
SDRAM_DATA(16)
SDRAM1_D16
L6
SDRAM_DATA(15)
SDRAM1_D15
L8
SDRAM_DATA(14)
SDRAM1_D14
K4
SDRAM_DATA(13)
SDRAM1_D13
J1
SDRAM_DATA(12)
SDRAM1_D12
SDRAM_DATA(11)
K6
SDRAM1_D11
SDRAM_DATA(10)
J2
SDRAM1_D10
J4
SDRAM_DATA(9)
SDRAM1_D9
P4
SDRAM_DATA(8)
SDRAM1_D8
H4
SDRAM_DATA(7)
SDRAM1_D7
G2
SDRAM_DATA(6)
SDRAM1_D6
J6
SDRAM_DATA(5)
SDRAM1_D5
AB4
SDRAM_DATA(4)
SDRAM1_D4
D1
E
E
SDRAM_DATA(3)
SDRAM1_D3
AB2
SDRAM_DATA(2)
SDRAM1_D2
D2
SDRAM_DATA(1)
SDRAM1_D1
E2
SDRAM_DATA(0)
SDRAM1_D0
AC15
XMEM2_CS_N1
AF14
LCD_CS_N
LCD_CS_N_GPIO38
AF10
NAND_CLE
UB2_N
W14
NAND_CS_N
XMEM2_CS_N0
AF7
EBI2_OE_N
OE2_N
AF4
EBI2_WE_N
WE2_N
AE10
EBI2_DATA(0:15)
NAND_ALE
LB2_N_A2_0
T14
NAND_READY
NAND2_FLASH_READY_GPIO33
EBI2_DATA(0:15)
F
F
EBI2_DATA(15)
AA10
D2_15
AC9
EBI2_DATA(14)
D2_14
W10
EBI2_DATA(13)
D2_13
AA9
EBI2_DATA(12)
D2_12
AE7
EBI2_DATA(11)
D2_11
AC8
EBI2_DATA(10)
D2_10
W9
EBI2_DATA(9)
D2_9
AA8
EBI2_DATA(8)
D2_8
AC7
EBI2_DATA(7)
D2_7
AF5
EBI2_DATA(6)
D2_6
AA7
EBI2_DATA(5)
D2_5
AE5
EBI2_DATA(4)
D2_4
AC6
EBI2_DATA(3)
D2_3
AE4
EBI2_DATA(2)
D2_2
AF3
EBI2_DATA(1)
D2_1
AC5
EBI2_DATA(0)
C
C
D2_0
AF13
(ADS signal for LCD)
LCD_ADS
A2_20_GPIO34
AA14
A2_19
T13
A2_18
AC14
A2_17
AE14
A2_16
W13
A2_15
AC13
A2_14
AA13
A2_13
AF12
A2_12
AE12
A2_11
AC12
A2_10
AA12
A2_9
W12
A2_8
T12
D
D
A2_7
AC11
A2_6
AA11
A2_5
AC10
A2_4
W11
A2_3
AF9
A2_2
AE9
A2_1
E
E
F
F
1
1
2
2
3
3
LG(42)-A-5505-10:01
LG(42)-A-5505-10:01
LGE Internal Use Only
4
4
5
5
6
6
7
7
8
8
WDOG_EN (1:Enable , 0:Disable)
Default Pull-up
VREG_MSMP_2.7V
VREG_MSMP_2.7V
VREG_MSMP_2.7V
AA2 : Input pin pull-down?
TP204
SDCC_DAT1_GPIO99
SDCC_DAT2_GPIO100
SDCC_DAT3_GPIO101
MDP_VSYNC_SECONDA_GPIO104
MDP_VSYNC_PRIMARY_GPIO105
WDOG_STB_SBCK1_GPIO0
CAMCLK_PO_GP_MN_GPIO13
USB_RX_DATA_GPIO29
XMEM2_CS_N2_GPIO35
XMEM2_CS_N3_GPIO36
XMEM1_CS_N1_GPIO76
XMEM1_CS_N3_SDRAM1_CS_N1_GPIO77
UART3_RFR_N_GPIO87
UART2_DP_RX_DATA_GPIO89
SYNTH0_GP_PDM0_GPIO92
U200-1
MSM6275_A
GP_PDM2_PA_RANGE1
GP_PDM1_PA_RANGE0
AUX_PCM_CLK_GRFC14_GPIO80
AUX_PCM_DIN_GRFC13_GPIO14
AUX_PCM_DOUT_GRFC12_GPIO103
AUX_PCM_SYNC_GRFC11_GPIO102
GRFC5_AUX_SBST_GPIO8
GRFC4_AUX_SBCK_GPIO7
GRFC1_AUX_SBDT_GPIO4
BT_TX_RX_N_GPIO21
C149
0.1u
10%
(Check CAM_DATA PINOUT !!!!)
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
MICFBN
MICINP
10%
10%
R100
0.1u
C100
0.1u
C101
MICOUTN
180K
MODE2 MODE1
0.015u
C103
0
0
R102
BOOT_MODE2
470K
0.015u
C104
X
0
10%
10%
1
R111
0.1u
C106
0.1u
C107
MICOUTP
BOOT_MODE3
180K
0
MICINN
1
1005 0.1uF 16V +80/-20%
MICFBP
Place close to MSM
2012 10uF 6.3V +80/-20% Ceramic
under same Shield
VREG_MSMC_1.375V
C108
C109
4.7u
0.01u
Place near
C115
MSM pin W18
0.1u
10%
(CODEC VSS)
C116
C117
C118
0.01u
0.01u
0.01u
F25
M25
M26
AE3
HF_N
C123
C124
C125
C126
AD2
TP401
HDET_BAND_SEL
1000p
1000p
1000p
0.01u
H25
R190
100K
HDET_EN
F26
SBDT1_GPIO1
H11
PA_ON1_GPIO2
PA_ON1
(WCMDA 800 PAM enable)
D5
GRFC9_GPIO12
J21
CAM_MCLK
A6
GPIO28
LCD_IF_MODE
N19
LCD_LDO_EN
C134
C135
C136
C137
W15
1000p
1000p
1000p
0.01u
AA15
MMC_CD
AE13
LCD_EN_GPIO37
EAR_SENSE_N
H9
GPIO43
FOLDER_DETECT
B6
SYNTH2_GPIO65
HOOK_SENSE_N
F8
GPIO66
KEY_COL(6)
AA1
Y6
L25
H6
F18
SPK_AMP_EN
H18
Near to MSM
SBST1_GPIO93
UART_RFR_N
H13
1K
R118
TX_AGC_ADJ
TX_AGC_ADJ
L13
TRK_LO_ADJ
2K
R119
TRK_LO_ADJ
F19
TP201
TCXO_EN_GPIO94
TCXO_EN
F17
PA_ON0
PA_ON0
C146
C147
(WCMDA 1900PAM Enable)
0.01u
0.033u
A12
F1
Q_OUT_N
TX_Q_M
VSS_PAD1_0
B12
K1
Q_OUT
TX_Q_P
VSS_PAD1_1
A13
M1
I_OUT_N
TX_I_M
VSS_PAD1_2
B13
R1
I_OUT
TX_I_P
VSS_PAD1_3
F12
U1
DAC_REF
DAC_REF
VSS_PAD1_4
W23
AF6
Q_IM_CH1
VSS_PAD2_0
V23
AF11
Q_IP_CH1
VSS_PAD2_1
V25
VREG_MSMP_2.7V
AF15
I_IM_CH1
VSS_PAD2_2
W25
I_IP_CH1
AA25
R26
Q_IM_CH0
RX0_Q_M
VSS_PAD3_0
Y25
B17
Q_IP_CH0
RX0_Q_P
VSS_PAD3_1
AB25
A15
I_IM_CH0
RX0_I_M
VSS_PAD3_2
AC25
A9
I_IP_CH0
RX0_I_P
VSS_PAD3_3
A18
VSSA1
D17
A21
VSSA2
H17
D13
PA_R0
VSSA3
D19
VSSA4
H15
P26
TRST_N
JTAG_TRST_N
VSSA5
D16
U19
TCK
JTAG_TCK
VSSA6
F15
V26
TMS
JTAG_TMS
VSSA7
D15
W16
TDI
JTAG_TDI
VSSA8
A17
W18
w18 (Analog VSS guard ring for CODEC)
TDO
JTAG_TDO
VSSA9
H16
W26
RTCK
JTAG_RTCK
VSSA10
AB26
VSSA11
K19
AC16
LCD_RESET_N
VSSA12
N21
AC26
VSSA13
G4
AD25
VSSA14
J8
AF23
VSSA15
H12
AF24
TX_ON_GRFC10
TX_ON
VSSA16
B4
GRFC8_GPIO11
ANT_SEL2
T23
GRFC7_GPIO10
ANT_SEL1
T19
GRFX6_GPIO9
ANT_SEL0
D11
GSM_TX_VCO_0_EN_N
H10
GSM_TX_VCO_1_EN_N
F10
GRFC3_GPIO6
UHF_BAND_SEL
D9
GRFC2_GPIO5
GSM_PA_BAND
A8
GSM_PA_EN
B8
GRFC0_GPIO3
UHF_VCO_0_EN
G23
BT_CLK_GPIO25
BT_CLK
F23
BT_SBST_GPIO24
BT_SBST
E26
BT_SBCK_GPIO23
BT_SBCK
E25
BT_SBDT_GPIO22
BT_SBDT
H21
BT_TX_RX_N
R19
BT_DATA_GPIO20
BT_DATA
A22
MDDIC_DATP
A23
MDDIC_DATN
B22
MDDIC_STBP
B23
MDDIC_STBN
Section
Section
Designer
Designer
Checked
Checked
Approved
Approved
Place near
MSM pin AD26
9
9
- 142 -
13
13
14
14
15
15
16
16
MODE
ADC
HKADC(5):PCB_Rev_ADC
MODE0
( Default Pull-Down)
150K : 10K : 0.016V
0
0
Native, ARM JTAG
HKADC[0] - AMUX_OUT
150K : 47K : 0.62V
A
A
1
0
Native, MSM JTAG
HKADC[1] - VBATT_SENSE
HKADC[2] - HDET1
150K : 68K : 0.81V
BOOT_MODE
HKADC[3]
150K : 100K : 1.04V
0
NOR boot
HKADC[4] - PCB_Rev_ADC
150K : 150K : 1.30V
1
8-bit, NAND boot
HKADC[5] - CHARGER_THERM
150K : 300K : 1.73V
1
16-bit, NAND boot
PMIC_AUXIN[1]
150K : 470K : 1.97V
PMIC_AUXIN[2] - PA_THERM
150K : 680K : 2.13V
Normal boot
150K : 750K : 2.17V
Trusted boot
VREG_MSME_1.8V
VREG_MSMP_2.7V
VREG_MSMA_2.6V
B
B
(CAD : 10uF=>Input MSMA_2.6V)
C110
C113
C114
10u
0.1uF
0.1uF
C119
0.1uF
C120
C121
C122
0.1uF
0.1uF
0.1uF
C
C
C127
C128
C129
C130
C131
0.01u
0.01u
0.01u
0.1uF
0.1uF
2200p cap => place between
D12(VDDA1) and F12(DAC_REF)
DAC_REF
C138
C139
C140
C141
C142
C143
1000p
1000p
1000p
0.1uF
0.1uF
0.1uF
D
D
Near to B18 (VDD_PLL)
VREG_MSMA_2.6V
R117
0
C144
C145
0.1u
0.01u
10%
E
E
C26
RESERVED
(PLLOUT_TEST)
C1
VSS_DIG_0
H1
VSS_DIG_1
W1
VSS_DIG_2
AC1
VSS_DIG_3
AF8
VSS_DIG_4
AF16
VSS_DIG_5
T26
VSS_DIG_6
G26
VSS_DIG_7
D26
VSS_DIG_8
A24
U200-2
VSS_DIG_9
A14
MSM6275_B
VSS_DIG_10
F
F
A11
VSS_DIG_11
A5
VSS_DIG_12
AA6
VSS40
AA21
VSS41
AC4
VSS42
AC23
VSS43
AE1
VSS44
AE2
VSS45
AE25
VSS46
AE26
VSS47
AF1
VSS48
AF2
VSS49
AF25
VSS50
AF26
VSS51
C
C
for VSS_THERMAL
D
D
E
E
Date
Date
Sign & Name
Sign & Name
Sheet/
Sheet/
Sheets
Sheets
10/31
TU550
CU500
CU500
MODEL
MODEL
SH NAM
SH NAM
2005
2005
2/6
2/6
DRAWING
DRAWING
MSM6275
NAME
NAME
DRAWING
DRAWING
LG Electronics Inc.
LG Electronics Inc.
MAIN_1.2
NO.
NO.
LG Electronics Inc.
LG Electronics Inc.
Copyright © 2007 LG Electronics. Inc. All right reserved.
Only for training and service purposes

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents