Cs8420 (Xw559A00) Src; Cs8405A-Cs (Xz349A00) Dit; Lc4032V-75Tn48C (X5187B00) Cpld; Ak4382Avt (X0661A00) D/A Converter - Yamaha i88x Service Manual

Audio / midi interface
Hide thumbs Also See for i88x:
Table of Contents

Advertisement

CS8420 (XW559A00) SRC (Sample Rate Converter)
PIN
NAME
I/O
NO.
1
SDA/CDOUT
I/O
Serial control data I/O (I
2
AD0//CS
I
Address bit 0 (I
3
/EMPH
O
Pre-emphasis indicator output
4
RXP
I
Differential line receiver inputs
5
RXN
I
6
VA+
Positive analog power supply (+5V)
7
AGND
Analog ground
8
FILT
I/O
PLL loop filter
9
/RST
I
Reset input
10
RMCK
O
Input section recovered master clock output
11
RERR
O
Receiver error indicator
12
ILRCK
I/O
Serial audio input port left/right clock input or output
13
ISCLK
I/O
Serial audio input port bit clock input or output
14
SDIN
I
Serial audio input port data input
CS8405A-CS (XZ349A00) DIT (Digital Audio Interface Transmitter)
PIN
NAME
I/O
NO.
1
SDA/CDOUT
I/O
Serial control data I/O (I
2
AD0//CS
I/O
Address bit 0 (I
3
AD2
I
Address bit 2 (I
4
RXP
I
Auxiliary AES3 Receiver port
5
DGND2
Digital ground
6
VD2+
Positive digital power supply (+5V)
7
DGND4
Digital ground
8
DGND3
9
/RST
I
Reset
10
NC1
Not used
11
NC2
12
ILRCK
I/O
Serial audio input left/right clock
13
ISCLK
I/O
Serial audio bit clock
14
SDIN
I
Serial audio data port
LC4032V-75TH48C (X5187B00) CPLD
PIN
NAME
I/O
NO.
1
TDI
I
for JTAG InSystemPrograming
2
A5
I
(reserved)
3
A6
I
Set 'H' , while ADAT-IN mode = Double .
4
A7
I
(reserved)
5
GNDIO0
6
VCCIO0
7
A8
O
Clock out 1fs for frequency Counting.
8
A9
I
(reserved)
9
A10
I
Set 'H' , while DataRate = 88.2K or 96KHz .
10
A11
I
(reserved)
11
TCK
I
for JTAG InSystemPrograming
12
VCC
13
GND
14
A12
O
PLL Input (FeedBack)
15
A13
I
(reserved)
16
A14
O
PLL Input (Reference)
17
A15
I
(reserved)
18
INCLK1
I
PLL VCO-Out clock
19
INCLK2
I
(reserved)
20
B0
I
(reserved)
21
B1
O
WCLK out (1fs )
22
B2
O
WCLK out (1fs ) (1tick Delayed)
23
B3
O
WCLK out (1fs ) (4tick Delayed)
24
B4
O
BCLK out (64fs) (2tick Delayed , Reverse)
AK4382AVT (X0661A00) Digital to Analog Converter
CSN
6
De-emphasis
µP
Control
CCLK
7
Interface
CDTI
8
8X
Interpolator
LRCK
4
Audio
Data
BICK
2
Interface
8X
SDTI
3
Interpolator
5
PDN
FUNCTION
2
C) / data out (SPI)
2
C) / Control port chip select (SPI)
FUNCTION
2
C) / Data out (SPI)
2
C) / Control port chip select (SPI)
2
C)
FUNCTION
MCLK
1
V
14
DD
Clock
V
13
SS
Divider
DZFL
16
DZFR
15
12
AOUTL+
∆∑
SCF
Modulator
11
AOUTL-
AOUTR+
10
∆∑
SCF
Modulator
9
AOUTR-
PIN
NAME
I/O
NO.
15
TCBL
I/O
Transmit channel status block start
16
OSCLK
I/O
Serial audio output port bit clock input or output
17
OLRCK
I/O
Serial audio output port left/right clock input or output
18
SDOUT
O
Serial audio output port data output
19
/INT
O
Interrupt output
20
U
I/O
User data
21
OMCK
I
Output section master clock input
22
DGND
Digital ground
23
VD+
Positive digital power supply (+5V)
24
H//S
O
Hardware or software control mode select
25
TXN
O
Differential line driver outputs
26
TXP
O
27
AD1/CDIN
I
Address bit 1 (I
28
SCL/CCLK
I
Control port clock
PIN
NAME
I/O
NO.
15
TCBL
I/O
Transmit channel status block start
16
NC3
17
NC4
Not used
18
NC5
19
INT
O
Interrupt
20
U
I/O
User data
21
OMCK
I
Master clock
22
DGND
Digital ground
23
VD+
Positive digital power supply (+5V)
24
H//S
I
Hardware/software control mode select
25
TXN
O
Differential line drivers
26
TXP
O
27
AD1/CDIN
I
Address bit 1 (I
28
SCL/CCLK
I
Control port clock
PIN
NAME
I/O
NO.
25
TMS
I
for JTAG InSystemPrograming
26
B5
O
MCLK out (256 or 128fs) (Reverse)
27
B6
O
MCLK out (256 or 128fs) (Reverse)
28
B7
O
MCLK out (256 or 128fs)
29
GNDIO1
30
VCCIO1
31
B8
O
FS128 out (128fs) (Reverse)
32
B9
O
FS128 out (128fs)
33
B10
O
FS256 out (256fs) (Reverse)
34
B11
O
FS256 out (256fs)
35
TDO
O
for JTAG InSystemPrograming
36
VCC
37
GND
38
B12
O
BCLK out (64fs)
39
B13
O
BCLK out (64fs) (Reverse)
40
B14
O
WCLK out (1fs ) (2tick Fast)
41
B15/OE
O
CLK-Output (ADAT-out FrameRate CLK)
42
INCLK3
I
CLK-Input (MLN2 WCLK)
43
INCLK0
I
CLK-Input (ADAT-In FrameRate CLK)
44
A0 /OE
I
(reserved)
45
A1
I
(reserved)
46
A2
I
(reserved)
47
A3
I
(reserved)
48
A4
I
Set 'H' , while Master = MLN2.
1
MCLK
16
DZFL
2
15
BICK
DZFR
3
SDTI
14
V
DD
4
LRCK
13
Vss
5
12
PDN
AOUTL+
6
11
CSN
AOUTL-
7
CCLK
10
AOUTR+
CDTI
AOUTR-
8
9
FUNCTION
2
C) / Serial control data in (SPI)
FUNCTION
2
C) / Serial control data in (SPI)
FUNCTION
DM: IC17, IC18, IC19, IC20
Pin No. Pin Name
I/O
Function
1
MCLK
I
Master clock input
2
BICK
I
Audio serial data clock
3
SDTI
I
Audio serial data input
4
LRCK
I
L/R clock
5
PDN
I
Power down mode
6
CSN
I
Chip select
7
CCLK
I
Control data input
8
CDTI
I
Control data input
9
AOUTR-
O
Rch negative analog output
10
AOUTR+
O
Rch positive analog output
11
AOUTL-
O
Lch negative analog output
12
AOUTL+
O
Lch positive analog output
13
V
Ground
SS
14
V
Power supply +5V
DD
15
DZFR
O
Rch data zero input detect
16
DZFL
O
Lch data zero input detect
Note: All input pins should not be left floating.
i88X
DM: IC616
DM: IC617
DM: IC703
23

Advertisement

Table of Contents
loading

Table of Contents