Integra DTR-4.5 Service Manual page 49

Hide thumbs Also See for DTR-4.5:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
IC BLOCK DIAGRAMS AND DESCRIPTIONS
CS42518(110dB,192kHz 8-Ch Codec with S/PDIF Receiver)
RXP0
RXP1/GPO1
RXP2/GPO2
RXP3/GPO3
RXP4/GPO4
RXP5/GPO5
RXP6/GPO6
RXP7/GXO7
MUTEC
FILT+
VQ
REFGND
VA
AGND
AINL+
AINL-
AINR+
AINR-
AOUTA1+
AOUTA1-
AOUTB1+
AOUTB1-
AOUTA2+
AOUTA2-
AOUTB2+
AOUTB2-
AOUTA3+
AOUTA3-
AOUTB3+
AOUTB3-
AOUTA4+
TE
L 13942296513
AOUTA4-
AOUTB4+
AOUTB4-
CS5333(24-Bit,96kHz Stereo A/D Converter)
FILT+
AINL
AINR
www
.
http://www.xiaoyu163.com
TXP VARX AGND LPFLT
Rx
Clock Data
Recovery
GPO
Mute
Ref
ADC #2
Digital Filter
ADC #2
Digital Filter
DAC #1
DAC #2
DAC #3
DAC #4
DAC #5
DAC #6
DAC #7
DAC #8
VQ
REFGND
Voltage Reference
+
LP Filter
-
S/H
DAC
+
LP Filter
-
S/H
DAC
x
ao
u163
y
i
VA
3.3V-5.0V
http://www.xiaoyu163.com
2 9
8
DGND DGND VD VD
C&U Bit
Data Buffer
S/PDIF
Decoder
Format
Detector
DEM
Gain & Clip
ADC
Serial
Gain & Clip
Data
Q Q
3
6 7
1 3
1 5
SCLK
LRCK
Serial Output Interface
Digital
Decimation
Filter
Digital
Decimation
Filter
co
.
GND
9 4
2 8
INT
RST
Control
AD0/CS
Port
AD1/CDIN
SDA/CDOUT
SCL/CCLK
VLC
OMCK
Mult/Div
RMCK
Serial
SAI_LRCK
Audio
SAI_SCLK
Interface
SAI-SDOUT
Port
VLS
ADCIN1
ADCIN2
CX_SDOUT
CX_LRCK
CX_SCLK
CX_SDN1
CX_SDN2
0 5
8
2 9
9 4
2 8
CX_SDN3
SDOUT
MCLK
RST
M0
M1
High
Pass
Filter
High
Pass
Filter
m
VD
3.3V-5.0V
DTR-4.5
9 9
9 9

Advertisement

Table of Contents
loading

Table of Contents