Pioneer DJM-1000 Service Manual page 141

Pioneer djm-1000 dj mixer service manual
Hide thumbs Also See for DJM-1000:
Table of Contents

Advertisement

5
Block Diagram
I/O ports
Port P0
Internal peripheral finctions
Timer
Timer TA0 (16 bits)
Timer TA1 (16 bits)
Timer TA2 (16 bits)
Timer TA3 (16 bits)
Timer TA4 (16 bits)
Timer TB0 (16 bits)
Timer TB1 (16 bits)
Timer TB2 (16 bits)
Timer TB3 (16 bits)
Timer TB4 (16 bits)
Timer TB5 (16 bits)
Watchdog timer
(15 bits)
D/A converter
(8 bits × 2 channels)
Note 1: ROM size depends on MCU type.
Note 2: RAM size depends on MCU type.
Pin Function
No.
Pin Name
P96/ANEX1/TXD4/SDA4/SRxD4
1
2
P95/ANEX0/CLK4
P94/DA1/TB4IN/CTS4/RTS4/SS4
3
P93/DA0/TB3IN/CTS3/RTS3/SS3
4
P92/TB2IN/TxD3/SDA3/SRxD3
5
P91/TB1IN/RxD3/SCL3/STxD3
6
7
P90/TB0IN/CLK3
8
P146
9
P145
10
P144
11
P143
12
P142
13
P141
14
P140
15
BYTE
16
CNVSS
17
P87/XCIN
18
P86/XCOUT
19
RESET
20
XOUT
21
VSS
5
6
8
8
8
Port P1
Port P2
A/D converter
(10 bits × 8 channels)
Expandable up to 10 channels)
UART/clock synchronous SI/O
(8 bits × 5 channels)
x/y converter
(16 bits × 16 bits)
CRC arithmetic circuit (CCITT)
16
12
(Polynomial: X
+X
+X
M16C/80 series 16-bit CPU core
Registers
R0H
R0L
R0H
R0L
R1H
R1L
R2
R3
A0
A1
FB
SB
Port P15
Port P14
8
I/O
I/O
I/O
I/O
8-bit I/O port P9 Pins in this port also function as UART3 and UART4 I/O pins, Timer B0-B4
I/O
input pins, D-A converter output pins, A-D converter extended input pins, or A-D trigger input
pins as selected by software.
I/O
I/O
I/O
I/O
7-bit I/O port P14
I/O
7-bit I/O port P14
I/O
7-bit I/O port P14
I/O
7-bit I/O port P14
I/O
7-bit I/O port P14
I/O
7-bit I/O port P14
I/O
7-bit I/O port P14
External data bus width select A 16-bit width is selected when this input is "L"; an 8-bit width is
I
selected when this input is "H".
I
This pin switches between processor modes.
I/O
I/O port P8 / Input for sub clock generation circuit
I/O
I/O port P8 / Output for sub clock generation circuit
I
Reset input L: Reset
O
Main clock output
Ground (0V)
DJM-1000
6
7
8
8
Port P3
Port P4
Port P5
System clock generator
XIN - XOUT
XCIN - XCOUT
Memory
ROM
(Note 1)
RAM
(Note 2)
5
+1)
DRAM
controller
FLG
INTB
ISP
DRAM
USP
PC
controller
SVF
SVP
Multiplier
VCT
Port P13
Port P12
7
8
8
Pin Function
7
8
8
8
Port P6
Port P11
5
8
A
B
C
D
E
F
141

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents