Advanced Chipset Features - MSI MS-6534 User Manual

Micro atx mainboard
Table of Contents

Advertisement

Advanced Chipset Features

CMOS Setup Utility - Copyright (C) 1984-2001 Award Software
Configure DRAM Timing
CAS# Latency
Precharge Delay
RAS# to CAS# Delay
RAS# Precharge
DRAM Data Integrity Mode
Memory Hole At 15M-16M
Delayed Transaction
AGP Aperture Size (MB)
:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5:Previous Values
Note: Change these settings only if you are familiar with the chipset.
Configure SDRAM Timing
Selects whether DRAM timing is controlled by the SPD (Serial Presence
Detect) EEPROM on the DRAM module. Setting to By SPD enables CAS#
Latency, RAS# Precharge, RAS# to CAS# Delay and RAS# Precharge
automatically to be determined by BIOS based on the configurations on the
SPD. Selecting By Manual allows users to configure these fields manually.
CAS# Latency
This controls the timing delay (in clock cycles) before SDRAM starts a read
command after receiving it. Settings: 1.5, 2, 2.5 and 3 (clocks). 1.5 (clocks)
increases the system performance the most while 3 (clocks) provides the
most stable performance.
Precharge Delay
The field specifies the idle cycles before precharging an idle bank. Settings:
7, 6 and 5 (clocks).
Advanced Chipset Features
[By SPD]
[1.5]
[7]
[3]
[3]
[Non-ECC]
[Disabled]
[Enabled]
[64]
F6:Fail-Safe Defaults
3-13
®
AWARD
Item Help
Menu Level 8
F7:Optimized Defaults
BIOS Setup

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents