Performance Specifications - Omron CPU Unit CJ2 Manual

Programmable automation controllers
Hide thumbs Also See for CPU Unit CJ2:
Table of Contents

Advertisement

Performance Specifications

Item
User Memory
I/O Bits
Processing Speed
Overhead Processing Time
Execution Time
Interrupt Task Start Time
Maximum Number of Connectable Units
Maximum Number of Expansion Racks
CIO Area
I/O Area
Link Area
CPU Bus Unit Area
Special I/O Unit Area
DeviceNet Area
Internal I/O Area
Work Area
Holding Area
Auxiliary Area
Temporary Area
Timer Area
Counter Area
DM Area
EM Area
Force-set/reset Enabled
Banks
Index Registers
Cyclic Task Flag Area
Memory Card
Operating Modes
Execution Mode
20
CPU64-EIP
CPU65-EIP
50K steps
100K steps
2,560 bits
Normal Mode: 200 μs
(If tag data links are used with EtherNet/IP, add the following to the above time: 100 μs + Number of
transferred words × 0.33 μs)
Basic Instructions: 0.016 μs min.;
Special Instructions: 0.048 μs min.
30 μs
Total per CPU Rack or Expansion Rack: 10 Units max.;
Total per PAC: 40 Units max.
3 max.
2,560 bits (160 words): Words CIO 0000 to CIO 0159
3,200 bits (200 words): Words CIO 1000 to CIO 1199
6,400 bits (400 words): Words CIO 1500 to CIO 1899
15,360 bits (960 words): Words CIO 2000 to CIO 2959
9,600 bits (600 words): Words CIO 3200 to CIO 3799
3,200 bits (200 words): Words CIO 1300 to CIO 1499
37,504 bits (2,344 words): Words CIO 3800 to CIO 6143
Cannot be used for external I/O.
8,192 bits (512 words): Words W000 to W511
Cannot be used for external I/O.
8,192 bits (512 words): Words H000 to H511
Bits in this area maintain their ON/OFF status when PAC is turned OFF or operating mode is changed.
Words H512 to H1535: These words can be used only for function blocks. They can be used only for
function block instances (i.e., they are allocated only for internal variables in function blocks).
Read-only: 31,744 bits (1,984 words)
• 7,168 bits (448 words): Words A0 to A447
• 24,576 bits (1,536 words): Words A10000 to A11535
Read/write: 16,384 bits (1,024 words) in words A448 to A1471
16 bits: TR0 to TR15
4,096 timer numbers (T0000 to T4095 (separate from counters))
4,096 counter numbers (C0000 to C4095 (separate from timers))
32k words (Bits in the DM Area can be addressed either by bit or by word.)
DM Area words for Special I/O Units: D20000 to D29599 (100 words × 96 Units)
DM Area words for CPU Bus Units: D30000 to D31599 (100 words × 16 Units)
32k words/bank × 25 banks max.: E00_00000 to E18_32767 max.
(Bits in the EM Area can be addressed either by bit or by word.)
32K words × 4
32K words × 4
banks
banks
EM3
EM3
Force-setting/resetting is enabled only for areas specified for automatic address allocation.
IR0 to IR15
These are special registers for storing PAC memory addresses for indirect addressing. (Index
Registers can be set so that they are unique in each task or so that they are shared by all tasks.)
128 flags
128 MB, 256 MB, or 512 MB
PROGRAM Mode: Programs are not executed. Preparations can be executed prior to program execution in this
mode.
MONITOR Mode: Programs are executed, and some operations, such as online editing, and changes to present
values in I/O memory, are enabled in this mode.
RUN Mode: Programs are executed. This is the normal operating mode.
Normal Mode
CJ2H-
CPU66-EIP
CPU67-EIP
150K steps
250K steps
32K words × 10
32K words × 15
banks
banks
EM6 to EM9
EM7 to EME
CPU68-EIP
400K steps
32K words × 25
banks
EM11 to EM18

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents