Table of Contents
Advertisement
7. CIRCUIT DIAGRAM
1
1
2
2
3
3
USB 48M CLK
A
A
USB_XTAL_IN
R300
ICRT20S48M0X514CR
X300
1M
48MHz
USB_XTAL_OUT
SDRAM_ADDR[0:14]
B
B
SDRAM_DATA[0:31]
SDRAM_DATA[31]
T8
SDRAM1_D31
SDRAM_DATA[30]
T6
SDRAM1_D30
SDRAM_DATA[29]
T4
SDRAM1_D29
SDRAM_DATA[28]
R8
SDRAM1_D28
SDRAM_DATA[27]
T2
SDRAM1_D27
SDRAM_DATA[26]
T1
SDRAM1_D26
SDRAM_DATA[25]
R6
SDRAM1_D25
SDRAM_DATA[24]
R4
SDRAM1_D24
SDRAM_DATA[23]
W4
C
C
SDRAM1_D23
SDRAM_DATA[22]
V6
SDRAM1_D22
SDRAM_DATA[21]
Y2
SDRAM1_D21
SDRAM_DATA[20]
Y1
SDRAM1_D20
SDRAM_DATA[19]
E1
SDRAM1_D19
SDRAM_DATA[18]
R11
SDRAM1_D18
SDRAM_DATA[17]
V4
SDRAM1_D17
SDRAM_DATA[16]
U6
SDRAM1_D16
SDRAM_DATA[15]
L6
SDRAM1_D15
SDRAM_DATA[14]
L8
SDRAM1_D14
SDRAM_DATA[13]
K4
SDRAM1_D13
SDRAM_DATA[12]
J1
SDRAM1_D12
SDRAM_DATA[11]
K6
SDRAM1_D11
SDRAM_DATA[10]
J2
SDRAM1_D10
SDRAM_DATA[9]
J4
SDRAM1_D9
SDRAM_DATA[8]
P4
SDRAM1_D8
SDRAM_DATA[7]
H4
SDRAM1_D7
SDRAM_DATA[6]
G2
SDRAM1_D6
SDRAM_DATA[5]
J6
SDRAM1_D5
SDRAM_DATA[4]
AB4
SDRAM1_D4
SDRAM_DATA[3]
D1
D
D
SDRAM1_D3
SDRAM_DATA[2]
AB2
SDRAM1_D2
SDRAM_DATA[1]
D2
SDRAM1_D1
SDRAM_DATA[0]
E2
SDRAM1_D0
AC15
TCC_HOST_CS_N
XMEM2_CS_N1
AF14
TCC_CS_N
LCD_CS_N_GPIO38
AF10
NAND_CLE
UB2_N
W14
NAND_CS_N
XMEM2_CS_N0
AF7
EBI2_OE_N
OE2_N
AF4
EBI2_WE_N
WE2_N
AE10
NAND_ALE
LB2_N_A2_0
T14
EBI2_DATA[0:15]
NAND_READY
NAND2_FLASH_READY_GPIO33
EBI2_DATA[15]
AA10
D2_15
EBI2_DATA[14]
AC9
D2_14
EBI2_DATA[13]
W10
D2_13
EBI2_DATA[12]
AA9
D2_12
E
E
EBI2_DATA[11]
AE7
D2_11
EBI2_DATA[10]
AC8
D2_10
EBI2_DATA[9]
W9
D2_9
EBI2_DATA[8]
AA8
D2_8
EBI2_DATA[7]
AC7
D2_7
EBI2_DATA[6]
AF5
D2_6
EBI2_DATA[5]
AA7
D2_5
EBI2_DATA[4]
AE5
D2_4
EBI2_DATA[3]
AC6
D2_3
EBI2_DATA[2]
AE4
D2_2
EBI2_DATA[1]
AF3
D2_1
EBI2_DATA[0]
AC5
D2_0
AF13
MSM_LCD_ADS_N
A2_20_GPIO34
AA14
A2_19
T13
EBI2_ADDR[2]
A2_18
AC14
EBI2_ADDR[1]
A2_17
AE14
A2_16
W13
F F
A2_15
AC13
A2_14
AA13
A2_13
AF12
A2_12
AE12
A2_11
AC12
A2_10
AA12
A2_9
W12
A2_8
T12
A2_7
AC11
A2_6
AA11
A2_5
AC10
A2_4
W11
A2_3
AF9
A2_2
AE9
A2_1
G
G
H
H
1
1
2
2
3
3
4
4
5
5
6
6
PCB_Rev_ADC
R301
R302
300K
150K
1%
1%
Value fixed
C300
10p
R304
51K
C307
C308
C309
NA
NA
NA
MICOUTN
C314
0.1u
TP300
Near to MSM
F25
SDCC_DAT1_GPIO99
M25
SDCC_DAT2_GPIO100
LCD_IF_MODE_1
M26
SDCC_DAT3_GPIO101
MMC_CD
AE3
MDP_VSYNC_SECONDA_GPIO104
LCD_BYPASS_ENABLE
R315
NA
AD2
MDP_VSYNC_PRIMARY_GPIO105
MM_LCD_VSYNC
H25
WDOG_STB_SBCK1_GPIO0
F26
SBDT1_GPIO1
H11
PA_ON1_GPIO2
D5
GRFC9_GPIO12
J21
TP301
CAMCLK_PO_GP_MN_GPIO13
CAM_SYSCLK
A6
GPIO28
LCD_IF_MODE_0
N19
USB_RX_DATA_GPIO29
W15
XMEM2_CS_N2_GPIO35
V_CAM_RESET_N
AA15
XMEM2_CS_N3_GPIO36
EAR_SENSE_N
AE13
LCD_EN_GPIO37
HOOK_SENSE_H
H9
GPIO43
SWIVEL_DETECT
B6
R316
0
SYNTH2_GPIO65
RMT_INT_MSM
F8
GPIO66
AV_SENSE_N
AA1
XMEM1_CS_N1_GPIO76
Y6
XMEM1_CS_N3_SDRAM1_CS_N1_GPIO77
L25
UART3_RFR_N_GPIO87
HP_AMP_EN
H6
R317
0
UART2_DP_RX_DATA_GPIO89
TCC_RESET_N
F18
SYNTH0_GP_PDM0_GPIO92
SPK_AMP_EN
H18
SBST1_GPIO93
H13
TX_AGC_ADJ
L13
TRK_LO_ADJ
F19
TP302
TCXO_EN_GPIO94
TCXO_EN
F17
PA_ON0
A12
Q_OUT_N
TX_QM
B12
Q_OUT
TX_QP
A13
I_OUT_N
TX_IM
B13
I_OUT
TX_IP
F12
DAC_REF
DAC_REF
W23
Q_IM_CH1
U300-1
V23
Q_IP_CH1
V25
I_IM_CH1
W25
I_IP_CH1
MSM6275_A
AA25
Q_IM_CH0
RX_QM
Y25
Q_IP_CH0
RX_QP
AB25
I_IM_CH0
RX_IM
AC25
I_IP_CH0
RX_IP
D17
GP_PDM2_PA_RANGE1
H17
GP_PDM1_PA_RANGE0
H15
TRST_N
D16
TCK
F15
TMS
D15
TDI
A17
TDO
H16
RTCK
K19
AUX_PCM_CLK_GRFC14_GPIO80
MSM_LCD_RESET_N
N21
AUX_PCM_DIN_GRFC13_GPIO14
VC_IO_OFF
G4
AUX_PCM_DOUT_GRFC12_GPIO103
TCC_INT
J8
AUX_PCM_SYNC_GRFC11_GPIO102
H12
TX_ON_GRFC10
RF_ON_TX_ON
B4
GRFC8_GPIO11
ANT_SEL2
T23
GRFC7_GPIO10
ANT_SEL1
T19
GRFX6_GPIO9
ANT_SEL0
D11
GRFC5_AUX_SBST_GPIO8
H10
GRFC4_AUX_SBCK_GPIO7
F10
GRFC3_GPIO6
D9
GRFC2_GPIO5
A8
GRFC1_AUX_SBDT_GPIO4
B8
GRFC0_GPIO3
G23
BT_CLK_GPIO25
BT_CLK
F23
BT_SBST_GPIO24
BT_SBST
E26
BT_SBCK_GPIO23
BT_SBCK
E25
BT_SBDT_GPIO22
H21
BT_TX_RX_N_GPIO21
BT_TX_RX_N
R19
BT_DATA_GPIO20
A22
MDDIC_DATP
A23
MDDIC_DATN
B22
MDDIC_STBP
B23
MDDIC_STBN
C350
0.1u
VREG_MSMP_2.7V
R323
R324
2.2K
2.2K
4
4
5
5
6
6
- 165 -
7
7
8
8
9
9
MODE
MODE2 MODE1
MODE0
( Default Pull-Down)
0
0
0
Native, ARM JTAG
0
1
0
Native, MSM JTAG
BOOT_MODE2
BOOT_MODE
X
0
NOR boot
0
1
8-bit, NAND boot
1
1
16-bit, NAND boot
BOOT_MODE3
MICFBP
0
Normal boot
MICINN
1
Trusted boot
R303
C301
0.1u
C302
0.1u
MICOUTP
180K
R305
C305
0.015u
10K
R306
470K
R307
C306
0.015u
VREG_MSMC_1.375V
VREG_MSME_1.8V
10K
R308
C310
0.1u
C311
0.1u
180K
MICINP
C312
C315
4.7u
MICFBN
0.01u
C318
C319
C320
C321
0.01u
0.01u
0.01u
0.1u
FLASH_LED_CTRL
TCC_PWR_EN
C327
C328
C329
C330
C331
C332
1000p
1000p
1000p
0.01u
0.01u
0.01u
C337
C338
C339
C340
C341
C342
C343
1000p
1000p
1000p
1000p
0.01u
1000p
1000p
TX_AGC_ADJ
TRK_LO_ADJ
PA_ON
R318
NA
F1
VSS_PAD1_0
K1
VSS_PAD1_1
VREG_MSMP_2.7V
M1
VSS_PAD1_2
R1
VSS_PAD1_3
U1
VSS_PAD1_4
R319
AF6
VSS_PAD2_0
AF11
VSS_PAD2_1
100K
AF15
VSS_PAD2_2
PA_R0
R26
VSS_PAD3_0
B17
VSS_PAD3_1
A15
JTAG_TRST_N
VSS_PAD3_2
A9
JTAG_TCK
VSS_PAD3_3
JTAG_TMS
A18
JTAG_TDI
VSSA1
A21
JTAG_TDO
VSSA2
D13
JTAG_RTCK
VSSA3
D19
VSSA4
P26
VSSA5
VREG_MSMP_2.7V
U19
VSSA6
V26
VSSA7
W16
VSSA8
W18
w18 (Analog VSS guard ring for CODEC)
VSSA9
W26
VSSA10
AB26
R320
R321
VSSA11
AC16
VSSA12
NA
NA
AC26
VSSA13
AD25
GSM_TX_VCO_0_EN_N
VSSA14
AF23
GSM_TX_VCO_1_EN_N
VSSA15
AF24
VSSA16
GSM_PA_BAND
GSM_PA_EN
R322
100K
BT_SBDT
BT_DATA
Changed by:
Changed by:
Date Changed:
Date Changed:
JH Park
2006, Sep 08
7
7
8
8
9
9
10
10
11
11
12
12
ADC
HKADC(4):PCB_Rev_ADC
150K : 10K : 0.016V
HKADC[0] - AMUX_OUT
150K : 47K : 0.62V
HKADC[1] - VBATT_SENSE
A
A
HKADC[2] - HDET1
150K : 68K : 0.81V
HKADC[3] - REMOTE_ADC
150K : 100K : 1.04V
HKADC[4] - PCB_Rev_ADC
150K : 150K : 1.30V
HKADC[5] - VBATT_TEMP
150K : 300K : 1.73V
PMIC_AUXIN[1]
150K : 470K : 1.97V
PMIC_AUXIN[2] - PA_THERM
150K : 680K : 2.13V
150K : 750K : 2.17V
VREG_MSMP_2.7V
VREG_MSMA_2.6V
B
B
(CAD : 10uF=>Input MSMA_2.6V)
C313
C316
C317
10u
0.1u
0.1u
C322
C323
C324
C325
C326
0.01u
0.01u
0.1u
0.1u
0.1u
C
C
C333
C334
C335
0.01u
0.1u
0.1u
2200p cap => place between
D12(VDDA1) and F12(DAC_REF)
DAC_REF
C344
C345
C346
C347
1000p
0.1u
0.1u
0.1u
Near to B18 (VDD_PLL)
VREG_MSMA_2.6V
C348
C349
D
D
0.1u
0.01u
10%
C26
RESERVED
(PLLOUT_TEST)
C1
VSS_DIG_0
H1
VSS_DIG_1
W1
VSS_DIG_2
AC1
VSS_DIG_3
AF8
VSS_DIG_4
AF16
VSS_DIG_5
T26
VSS_DIG_6
G26
VSS_DIG_7
E
E
D26
VSS_DIG_8
A24
U300-2
VSS_DIG_9
A14
MSM6275_B
VSS_DIG_10
A11
VSS_DIG_11
A5
VSS_DIG_12
AA6
VSS40
AA21
VSS41
AC4
VSS42
AC23
VSS43
AE1
VSS44
AE2
VSS45
AE25
VSS46
AE26
VSS47
AF1
VSS48
AF2
VSS49
AF25
VSS50
AF26
VSS51
F
F
for VSS_THERMAL
G
G
H
H
Engineer:
Engineer:
LG ELECTRONICS INC.
JH Park
MOBILE HANDSET R&D CENTER
Drawn by:
Drawn by:
JH Park
DEVELOPMENT LAB 4
DEVELOPMENT GROUP 1
R&D CHK:
R&D CHK:
Size:
Size:
TITLE:
TITLE:
A2
A2
DOC CTRL CHK:
DOC CTRL CHK:
KU950 Main 1.1
MFG ENGR CHK:
MFG ENGR CHK:
Time Changed:
Time Changed:
QA CHK:
QA CHK:
REV:
REV:
Drawing Number:
Drawing Number:
Page:
Page:
3/9
10:49:00 am
10
10
11
11
12
12
Advertisement
Table of Contents
Troubleshooting
