Bios Post Code - TYAN TIGER K8WE Manual

4.3 BIOS Post Code

Code Beeps / Description
02h Verify Real Mode
03h Disable Non-Maskable
Interrupt (NMI)
04h Get CPU type
06h Initialize system hardware
08h Initialize chipset with initial
POST values
09h Set IN POST flag
0Ah Initialize CPU registers
0Bh Enable CPU cache
0Ch Initialize caches to initial
POST values
0Eh Initialize I/O component
0Fh Initialize the local bus IDE
10h Initialize Power
Management
11h Load alternate registers with
initial POST values
12h Restore CPU control word
during warm boot
13h Initialize PCI Bus Mastering
devices
14h Initialize keyboard controller
16h 1-2-2-3. BIOS ROM
checksum
17h Initialize cache before
memory autosize
18h 8254 timer initialization
1Ah 8237 DMA controller
initialization
1Ch Reset Programmable
Interrupt Controller
20h 1-3-1-1. Test DRAM refresh
22h 1-3-1-3. Test 8742 KBD
Controller
24h Set ES segment register to
4 GB
26h Enable A20 line
28h Autosize DRAM
29h Initialize POST Memory
Manager
2Ah Clear 512 KB base RAM
2Ch 1-3-4-1. RAM failure on
address
Code
32h
33h
36h
38h
3Ah
3Ch
3Dh
42h
45h
46h
48h
49h
4Ah
4Bh
4Ch
4Eh
50h
51h
52h
54h
58h
59h
5Ah
5Bh
5Ch
60h
62h
64h
66h
65
http://www.tyan.com
Beeps / Description
Test CPU bus-clock
frequency
Initialize Phoenix Dispatch
Manager
Warm start shut down
Shadow system BIOS ROM
Autosize cache
Advanced configuration of
chipset registers
Load alternate registers with
CMOS values
Initialize interrupt vectors
POST device initialization
2-1-2-3. Check ROM
copyright notice
Check video configuration
against CMOS
Initialize PCI bus and
devices
Initialize all video adapters
in system
QuietBoot start (optional)
Shadow video BIOS ROM
Display BIOS copyright
notice
Display CPU type and
speed
Initialize EISA board
Test keyboard
Set key click if enabled
2-2-3-1. Test for
unexpected interrupts
Initialize POST display
service
Display prompt "Press F2 to
enter SETUP"
Disable CPU cache
Test RAM between 512 and
640 KB
Test extended memory
Test extended memory
address lines
Jump to UserPatch1
Configure advanced cache
registers