Download Print this page

Panasonic TX-32LX500M Service Manual page 158

Wide lcd tv
Hide thumbs Also See for TX-32LX500M:

Advertisement

CI SLOT
(COMMON
INTERFACE)
JK8401
Vpp1,Vpp2
18
52
XV-BOARD
VCC
17
51
2
6
DATA
D0~D7
30
32
IC8410,IC8411
BUFFER
8
EA1-EA15
ADDRESS
A0~A14
10
14
21
29
58
RESET
5V
20
REG#
61
CE1#,CE2#
7
42
CONTROL
9
15
OE#,WE#
44
45
IORD#,IOWR#
IC8213
IREQ#
16
BUFFER
CD1#,CD2#
36
67
CONTROL
57
59
MCLK0,WAIT#
IC8412
MOVAL,MOSTRT
62
63
BUFFER
37
41
MDO3~MDO7
DATA
MDO0~MDO2
64
66
STROUT
46
MISTRT
20
3.3V
47
50
MDI0~MDI7
SPDATA0~7
53
56
MIBAL,MCLKI
19
20
SPEN,SPCLK
IC8003
COFDM DEMODULATOR
TU8001
STROUT
23
DVB TUNER
D0
34
SCL
18
SCLT
D3
31
4
SDA
19
SDAT
5
IMM
IFD1
9
COFDM
11
ADC
FEC
IMP
Core
10
IFD2
10
IF_AGC
16
AGC1
9
D4
29
ANT_V_SUPPLY
1
D7
25
V_SUPPLY
7
CLKOUT
36
D/#P
38
RESET
12
SCL
20
SDA
21
XIRQ1
LOCK/OP2
42
X8003
24.167MHz
62
XTALI
63
XTALO
1.8V
3.3V
TX-26/32LXD500 TX-26/32LX500F/P
Block Diagram (5 of 7)
37
38
IC8019
IC8402
DATA BUFFER
64M CPU FLASH ROM
ED16-ED23
WP ,WE,CE,OE
DG0-DQ15
3.3V
A0-A21
5V
RESET
3.3V
IC8404
CONTROL BUFFER
5V
20
XCD1,XCD2,XWAIT,XIREQ
CHCLK,CHVAL,CHSYNC
3.3V
20
DATA
SPPKTST
IC8408
TS BUFFER
5V
20
IC8409
TS BUFFER
5V
20
SPCLK
SPEN
XFERSTO
IC8501
IC8864
VCXO 27MHz
AVR +1.8V
3.3V
1
VOUT
VIN
7
39
40
IC8401
CARD 5V
OUT
IN
6
7
OUT
8
EN
LOGIC,
CIPOWER
1
IC8013
CHARGE
FLG
XIRQ2
PUMP
2
HDSL PEAKS_Lite
XECSO-XECS5
CONTROL BUS
BOOTSWAP ,XEDK
ELLK,XEWE2,XEWE3
XERE,ERXW
DATA BUS
ED16
NOR FLASH ROM
I/F
ED31
ADDRESS BUS
EA0
EA24
CIRESET
XIORD,XIOWR
XWE,XOE,REG
CI I/F
XECS3
XIREQ
XIREQ
XWAIT
XWAIT
XCD2
XCD2
XCD1
XCD1
CHCLK
HSCLKIN
CHVAL
HSVALIN
CHSYNC
AV
HSSYNCIN
DECORDER
HSDIN0
TRANSPORT
HSDIN7
DECORDER
SCHDATA0
XFERSTO
XFERSTO
SPEN
ENABLE0
SPPKTST
CHPSYNC0
SPCLK
SCHCLK0
SCL1
SDA1
XIRQ1
6
CK27
2
X8006
27M
1
VC27
14
3.3V
41
42
SBO1
SBO1
SBI1
SBI1
IC8029
IC8031
AUDIO DAC
OP AMP
2
DACCK
1
MCLK
SRCK
2
BICK
11
AUDIO
AOUTL
OUTPUT
DMIX
3
SDTI
I/F
4
10
LRCK
LRCK
AOUTR
5
14
6
XDACRST
PDN
9
CVBS
Q8101
MVY0
MVY0
MVY7
MVY7
VIDEO
MVC0
MVC0
MVC7
OUTPUT
I/F
MVC7
MHSYNC0
MVSYNC0
MVCLK0
IC8009
256M DDR_SDRAM
MMDQ0
DATA BUS
MMDQ31
MMA0
ADDRESS BUS
DDR-
SDRAM
MMA13
CONTROL BUS
XECSO,XERE
XEWE2,PWP
2.5V
DC-DC CONV.1.2V
VDD12
IC8034
AVR +2.5V
VDDQ
4
1
AVDD
VOUT
CTL
VDD33
VCC
2
AAVDD
DAVDD
DC-DC CONV.3.3V
MAVDD
SVAVDD
MVAVDD
IC8043
RESET
4
OUT
VDD
2
IC8042
RESET
1
2
VOUT
VDD
XRST
43
44
TO DG1
XV01
13
A 9V
14
SUB 5V
SBO1
18
SBO1(SBI1)
SBI1
19
SBI1(SBO1)
8
22
XRST
1
41
DL(BS_L)
43
DR(BS_R)
51
SUB 9V
7
52
SUB 9V
53
SUB 9V
SUB 5V
54
57
SUB 5V
72
CVBS
88
MVY0
96
MVY7
97
MVC0
105
MVC7
107
MHSYNC0
106
MVSYNC0
109
MVCLK0
IC8024
2
VIN
1
SW
8
PVIN
3
FB
4
INV
IC8023
2
SW
VIN
1
FB
3
PVIN
8
4
INV
TX-26/32LXD500 TX-26/32LX500F/P
Block Diagram (5 of 7)
45

Advertisement

loading