Supermicro PDSMi User Manual page 61

Supermicro pdsmi motherboards: user guide
Table of Contents

Advertisement

Chapter 4: BIOS
Adjacent Cache Line Prefetch
The CPU fetches the cache line for 64 bytes if this option is set to Disabled. The
CPU fetches both cache lines for 128 bytes as comprised if Enabled. The options
are Disabled and Enabled.
Set Maximum Ext. CPUID=3
When set to Enabled, the Maximum Extended CPUID will be set to 3. The options
are Disabled and Enabled.
Echo TPR
Select Disabled to prevent xTPR messages from being sent on the system bus.
The options are Disabled and Enabled. (*For detailed information, please refer to
Intel 64 and IA-32 Architectures Software Developer's Manuals located at: www.
intel.com/products/processor/manuals/).
VT Feature
(*Available when supported by the CPU.)
Set to Enabled to utilize enhanced virtualization capabilities provided by the Intel
Vanderpool Technology which allows one platform to run multiple operating systems
and applications in independent partitions, creating multiple "virtual" systems in
one physical computer. The options are Enabled and Disabled. (*Note: If there
is any change to this setting, you will need to power off and restart the system for
the change to take effect.) Please refer to Intel's web site for detailed informa-
tion.
C1 Enhanced Mode
(*Available when supported by the CPU.)
Set to Enabled to enable the function of Enhanced Halt State to lower CPU volt-
age/frequency to prevent overheat. The options are Enabled and Disabled. (*Note:
please refer to Intel's web site for detailed information.)
No Execute Mode Memory Protection
Set to Enabled to enable Execute Disable Bit and allow the processor to classify
areas in memory where an application code can execute and where it cannot, and
thus preventing a worm or a virus from inserting and creating a fl ood of codes to
overwhelm the processor or damage the system during an attack.
(*Note: this feature is available when your OS and your CPU support the function
of Execute Disable Bit.) The options are Disabled and Enabled. (Note: For more
information regarding hardware/software support for this function, please refer to
Intel's and Microsoft's web sites.)
4-13

Advertisement

Table of Contents
loading

Table of Contents