Chipset Overview - Supermicro PDSMi User Manual

Chapter 1: Introduction
1-2

Chipset Overview

Intel's Mukilteo (E7230) chipset, designed for use with the Pentium 4 Processor
in the 90nm Process in the LGA 775 Land Grid Array Package, is comprised of
two primary components: the Memory Controller Hub (MCH) and the I/O Control-
ler Hub (ICH7R). In addition, Intel's PCI-X (PXH-V) is used for added functionality.
The PDSMi provides the performance and feature-set required for the high-end
UP Server market.
Memory Controller Hub (MCH)
The function of the MCH is to manage the data fl ow between four interfaces: the
CPU interface, the DDRII System Memory Interface, thePCI Express Interface, and
the Direct Media Interface (DMI). The MCH is optimized for the Pentium 4 proces-
sor in the 90nm process in the LGA775 Land Grid Array Package. It supports one
or two channels of DDRII SDRAM.
The I/O Controller (ICH7R) provides the data buffering and interface arbitration
required for the system to operate effi ciently. It also provides the bandwidth needed
for the system to maintain its peak performance. The Direct Media Interface (DMI)
provides the connection between the MCH and the ICH7R. The ICH7R supports
up to six PCI-Express slots, four Serial ATA ports, six USB 2.0 ports and two IDE
devices. In addition, the ICH7R offers the Intel Matrix Storage Technology which
provides various RAID options for data protection and rapid data access. It also
supports the next generation of client management through the use of PROActive
technology in conjunction with Intel's next generation Gigabit Ethernet controller.
Intel ICH7R System Features
The I/O Controller Hub provides the I/O subsystem with access to the rest of the
system. Functions and capabilities include:
*Advanced Confi guration and Power Interface, Version 2.0 (ACPI)
*Intel I/O External Design Specifi cation (EDS)
*Mukilteo (7230) Memory Controller Hub (MCH) External Design Specifi cation
(EDS)
*Intel I/O Controller Hub 7 (ICH7) Thermal Design Guideline
*Intel 82573 Platform LAN Connect (PLC) PCI Design
*Low Pin Count (LPC) Interface
1-9