Table of Contents
Advertisement
Board Hardware
a UART usable with any member of the Virtex-II Pro device family. Please review the EDK
Processor IP Reference Guide for more details.
The RS-232 port directly connected to the XC2VP30 is accessible by a 10 pin header(J4). An
RS-232 mini-cable adapter included with the ML310 converts J4, 10 pin header, to a DB9
male connector. The adapter is a standard DTK/Intel IDC-10 to DB9 Male. The FPGA RS-
232 port on the ML310 is wired as a DTE and meets the EIA/TIA-574 standard
Figure 2-5
.
U37
UART0_TXD
UART0_RTS_N
UART0_RXD
UART0_CTS_N
XC2VP30
Table 2-3
Table 2-3: FPGA RS-232 Connections
uart1_ctsn
uart1_rtsn
uart1_sin
uart1_sout
System ACE CF Controller
Board Bring-Up
System ACE is the primary means of configuring the XC2VP30 on the ML310
board.Configuration of XC2VP30 is accomplished using the JTAG interface. System ACE
sits between the JTAG connector and the XC2VP30, and passes the JTAG signals back and
forth between the two. However, when System ACE is configuring the XC2VP30, it takes
control of the JTAG signals in order to configure the XC2VP30.
ML310 User Guide
UG068 (v1.01) August 25, 2004
shows the RS-232 connectivity from the XC2VP30 to the DTK adapter.
U7
11
14
DIN1
DOUT1
10
7
DIN2
DOUT2
12
13
ROUT1
RIN1
9
8
ROUT2
RIN2
VCC3V3
1
16
C1+
VCC
C330
0.1UF
3
2
C1-
V+
4
6
C2+
V-
C331
0.1UF
5
15
C2-
GND
MAX3232
Figure 2-5: FPGA UART and RS-232 Connectivity
shows the RS-232 connections to the XCV2VP30 FPGA.
UCF Signal
XC2VP30 Pin
Name
(U37)
B10
G14
F14
F12
www.xilinx.com
1-800-255-7778
Get other manuals https://www.bkmanuals.com
USE A DTK-PINOUT IDC10
TO DB9 PLUG CABLE.
J4
1
2
COM0_TXD_N
3
4
COM0_RTS
COM0_RXD_N
COM0_CTS
5
6
7
8
9
10
HEADER2X5
C326
0.1UF
VCC3V3
C327
0.1UF
C313
0.1UF
UG068_5_32_080204
Schem Signal
10 pin Header
Name
UART0_CTS
6
UART0_RTS
4
UART0_RXD
3
UART0_TXD
5
1
CD
DSR
6
2
RX
RTS
7
3
TX
CTS
8
4
DTR
RI
9
5
GND
RS232 DTE PINOUT
CONNECTS TO PC WITH
F/F NULL MODEL CABLE.
DTK Adapter
(J4)
(DB9)
8
7
2
3
R
27
Advertisement
Table of Contents
