Table of Contents
Advertisement
Pin No.
Mark
24
GCTL
25
FBAL
26
TBAL
27
E
28
F
29
D
30
B
31
C
32
A
21.2. IC702 (MN6627934CH) Servo Processor/ Digital Signal
Processor/ Digital Filter/ D/A Converter
Pin No.
Mark
1
DRVDD
2
D0
3
D1
4
NEW
5
NRAS
6
D2
7
D3
8
NCAS0
9
A10
10
A8
11
A7
12
A6
13
A5
14
A4
I/O
Function
O
GCTL
I/O Focus Balance Control
O
Tracking balance Control
I
Tracking balance control
I
Focus balance control
I
I
I
I
I/O
Function
-
Power supply for
DRAM interface (Pin 2
to 19 and 80)
I/O
DRAM data I/O signal
0
I/O
DRAM data I/O signal
1
O
DRAM write enable
signal
I/O
DRAM RAS control
signal
I/O
DRAM data I/O signal
2
I/O
DRAM data I/O signal
3
O
DRAM CAS control
signal 0
O
DRAM CAS control
signal 10
O
DRAM address signal
8
O
DRAM address signal
7
O
DRAM address signal
6
O
DRAM address signal
5
O
DRAM address signal
4
74
Advertisement
Table of Contents
