Supermicro X10DRFR User Manual page 84

Table of Contents

Advertisement

X10DRFR/X10DRFR-N/X10DRFR-NT Motherboard User's Manual
Server ME (Management Engine) Configuration
This feature displays the following system ME configuration settings.
General ME Configuration
Operational Firmware Version
Recovery Firmware Version
ME Firmware Features
ME Firmware Status #1
ME Firmware Status #2
Current State
Error Code
PCIe/PCI/PnP Configuration
The following PCI information will be displayed:
PCI Bus Driver Version
PCI Latency Timer
Use this item to configure the PCI latency timer for a device installed on a PCI bus.
Select 32 to set the PCI latency timer to 32 PCI clock cycles. The options are 32,
64, 96, 128, 160, 192, 224 and 248 (PCI Bus Clocks).
PCI PERR/SERR Support
Select Enabled for the system to log an error event when a PERR (PCI/PCI-E Parity
Error) or a SERR (System Error) occurs. The options are Enabled and Disabled.
Above 4G Decoding (Available if the system supports 64-bit PCI decoding)
Select Enabled to decode a PCI device that supports 64-bit in the space above 4G
Address. The options are Enabled and Disabled.
SR-IOV (Available if the system supports Single-Root Virtualization)
Select Enabled for Single-Root IO Virtualization support. The options are Enabled
and Disabled.
4-22

Advertisement

Table of Contents
loading

This manual is also suitable for:

X10drfr-nX10drfr-ntX10drfr-t

Table of Contents