Table of Contents
Advertisement
Pin No.
Pin Name
N9
NO_USE
N10
DGND12_K
N11
DGND12_K
N12
NO_USE
N13
DGND12_K
N14
NO_USE
N15
DGND12_K
N16
DGND12_K
N17
DVCC12_K
N18
DVCC12_K
N19
DDRVCCIO
N20
DDRVCCIO
N21
NO_USE
N22
DGND12_K
N23
DGND12_K
N24
RDQS1_
N25
RDQS1
P1
NO_USE
P2
FETRAYPWM
P3
FEDMO
P4
NO_USE
P5
NO_USE
P6
NO_USE
P7
NO_USE
P8
NO_USE
P9
DVCC12_K
P10
DGND12_K
P11
NO_USE
P12
DGND12_K
P13
NO_USE
P14
DGND12_K
P15
NO_USE
P16
DGND12_K
P17
NO_USE
P18
DVCC12_K
P19
DDRVCCIO
P20
NO_USE
P21
NO_USE
P22
NO_USE
P23
NO_USE
P24
RDQS0
P25
RDQS0_
R1
FE_FG
R2
FEGIO0
R3
NO_USE
R4
DGND12_K
R5
FEGIO9
R6
FEGIO4
R7
NO_USE
R8
NO_USE
R9
NO_USE
R10
DGND12_K
I/O
-
Not used
-
Digital ground
-
Digital ground
-
Not used
-
Digital ground
-
Not used
-
Digital ground
-
Digital ground
-
1.2V digital power
-
1.2V digital power
-
1.5 V digital IO power
-
1.5 V digital IO power
-
Not used
-
Digital ground
-
Digital ground
I/O
Memory negative data strobe bit 1
I/O
Memory positive data strobe bit 1
-
Not used
O
Tray DAC / PWM control input. Controlled by uP.
O
Disk motor control output. DAC output.
-
Not used
-
Not used
-
Not used
-
Not used
-
Not used
-
1.2V digital power
-
Digital ground
-
Not used
-
Digital ground
-
Not used
-
Digital ground
-
Not used
-
Digital ground
-
Not used
-
1.2V digital power
-
1.5 V digital IO power
-
Not used
-
Not used
-
Not used
-
Not used
I/O
Memory positive data strobe bit 0
I/O
Memory negative data strobe bit 0
I/O
Motor Hall sensor input. The pin is spike-free at power-on stage.
LDD serial interface data. The pin is spike-free at power-on stage.
I/O
The pin is not allowed to pull-up in circuit layout.
General IO
-
Not used
-
Digital ground
General IO. The pin is spike-free at power-on stage.
I/O
General IO
Read gain switch 4
O
General IO
-
Not used
-
Not used
-
Not used
-
Digital ground
HBD-E385/E390/T39
Description
67
Advertisement
Table of Contents
