Operating Principles
2.3.2.6 DMA Controller
Data from the host computer is received automatically by the STB signal via the external Centronics
interface. The data is input to the input buffer on the DRAM (IC5). At this time, E05A96 detects the
rising edge of the external STB signal and outputs the STBDMA (strobe DMA request) signal to the
CPU. When the CPU detects this signal, the DMA controller in the CPU sends a bus request to the
bus controller in the CPU, and then the CPU releases the bus line. Due to this, external data is
transported into the memory, bypassing the CPU.
E05A96 (IC2)
16 6
S T B
16 1
A C K
1 6 2
B U S Y
2-22
1 2 9
STB DMA
1 2 8 1 4
D M A R Q
Figure 2-26. DMA Controller Operation
CPU H8 (IC1)
9
DRE Q 1
D M A C
BA RE Q
DRE Q 2
Stylus Pro XL
B A C
Memory
REV.-A