Sdram - Toshiba 15DLV77B Service Manual

15-inch diagonal lcd tv/dvd combination
Hide thumbs Also See for 15DLV77B:
Table of Contents

Advertisement

A
B
8
7
MEM_DQA0
MEM_DQA1
MEM_DQA2
MEM_DQA3
MEM_DQA4
MEM_DQA5
MEM_DQA6
6
MEM_DQA7
MEM_DQA8
MEM_DQA9
MEM_DQA10
MEM_DQA11
MEM_DQA12
MEM_DQA13
MEM_DQA14
MEM_DQA15
MEM_DQM0#
5
MEM_DQM1#
MEM_QS0
MEM_QS0#
MEM_QS1
MEM_QS1#
B2405
4
FCM1608KF-151T06
3
C2458
0.1 B
C2457
0.1 B
C2459
0.1 B
FROM/TO POWER1
+3.3V
2
VDDC_1.0V
GND
+2.5V_IO
MEM[1.8V]
1
A
B
H-3
C
D
SDRAM SCHEMATIC DIAGRAM
ATSC/CLEAR CABLE ASIC IC
IC2401
X242

(5/14 SDRAM)

1.8
1.8
MEM_AA0
R24
DQA0
MAA0
U26
1.8
1.8
MEM_AA1
P24
DQA1
MAA1
V24
1.8
1.9
MEM_AA2
P25
DQA2
MAA2
W26
1.8
1.9
MEM_AA3
P26
DQA3
MAA3
T25
1.8
1.9
MEM_AA4
N24
DQA4
MAA4
T24
1.8
1.8
MEM_AA5
M24
DQA5
MAA5
Y26
1.8
1.9
MEM_AA6
M25
DQA6
MAA6
W24
1.8
1.8
MEM_AA7
M26
DQA7
MAA7
Y25
1.8
1.9
MEM_AA8
L25
DQA8
MAA8
T26
1.8
1.8
MEM_AA9
L26
DQA9
MAA9
V26
1.8
1.8
MEM_AA10
K24
DQA10
MAA10
V25
1.8
1.8
MEM_AA11
K25
DQA11
MAA11
Y24
1.8
1.8
MEM_AA12
K26
DQA12
MAA12
U24
1.8
1.8
MEM_AA13
J26
DQA13
MAA13
U25
JG2411
1.8
1.9
MEM_AA14
H24
DQA14
MAA14
W25
1.8
1.9
MEM_AA15
H25
DQA15
MAA15
AA26
3.3
MRAS#
RASA#
AC26
1.8
3.3
MCAS#
L24
DQMA#0
CASA#
AA24
1.8
1.9
MRWE#
H26
DQMA#1
WEA#
AA25
0
MCS#
CSA#
AB25
1.1
0
MEM_ODT
N25
QSA0
ODTA
AB24
1.8
0
MCKEN
N26
QSA0#
CKEA
AB26
1.8
1.8
MCLK
J24
QSA1
CLKA
R26
1.8
1.8
MCLK#
J25
QSA1#
CLKA#
R25
C2462
0.1 B
0.9
MVREFD
G25
3.3
0.9
C2479
0.1 B
E24
PESD_1
MVREFS
G26
R2412
R2415
3.3
0
R2416
15 +-1%
AB23
PESD_2
MEMTEST
AC25
0
15 +-1%
15 +-1%
R2417
10K
TEST_YCLK
AD26
R2418
1K+-1%
1.0
R2419
1K+-1%
AC24
MPVDD
0
AD25
MPVSS
1.8
1.8
C2463
0.1 B
R23
VDDRH0
VDDR1_0
D20
0
1.8
C2464
1 B
T23
VSSRH0
VDDR1_1
D21
1.8
C2465
0.1 B
VDDR1_2
D22
1.8
C2466
1 B
VDDR1_3
F23
1.8
C2467
0.1 B
VDDR1_4
G23
1.8
C2468
1 B
VDDR1_5
G24
1.8
C2469
0.1 B
VDDR1_6
H23
1.8
C2470
1 B
VDDR1_7
K23
1.8
C2471
0.1 B
VDDR1_8
U23
1.8
C2472
1 B
VDDR1_9
V23
2.5
1.8
C2473
0.1 B
D24
MEM_IO2.5_1
VDDR1_10
W23
2.5
1.8
C2474
1 B
L23
MEM_IO2.5_2
VDDR1_11
Y23
2.5
1.8
C2475
0.1 B
AC23
MEM_IO2.5_3
VDDR1_12
AC19
1.8
C2476
1 B
VDDR1_13
AC20
0
1.8
C2477
0.1 B
J23
VSSR_MEM_ST_A1
VDDR1_14
AC21
0
1.8
C2478
10 C
M23
VSSR_MEM_ST_A0
VDDR1_15
AC22
C
D
E
(DIGITAL PCB)
512Mbit DDR2 SDRAM IC
HYB18T512161BF-25
IC2402
1.9
1.9
MEM_AA15
MEM_DQA15
L2
BA0
DQ15
B9
1.9
1.8
MEM_AA14
MEM_DQA14
L3
BA1
DQ14
B1
1.8
DQ13
D9
1.8
1.9
MEM_AA12
MEM_DQA10
R2
A12
DQ12
D1
1.7
1.8
MEM_AA11
P7
A11
DQ11
D3
1.8
1.9
MEM_AA10
MEM_DQA12
M2
A10/AP
DQ10
D7
1.9
1.9
MEM_AA9
MEM_DQA11
P3
A9
DQ9
C2
1.9
1.9
MEM_AA8
MEM_DQA13
P8
A8
DQ8
C8
1.9
1.9
MEM_AA7
P2
A7
DQ7
F9
1.9
1.9
MEM_AA6
N7
A6
DQ6
F1
1.9
1.9
MEM_AA5
N3
A5
DQ5
H9
1.9
1.9
MEM_AA4
N8
A4
DQ4
H1
1.9
1.9
MEM_AA3
N2
A3
DQ3
H3
1.8
1.9
MEM_AA2
M7
A2
DQ2
H7
1.8
1.9
MEM_AA1
M3
A1
DQ1
G2
1.8
1.9
MEM_AA0
M8
A0
DQ0
G8
1.8
1.8
MCLK#
K8
CK
VDDQ1
A9
1.8
1.8
MCLK
J8
CK
VDDQ2
C1
1.8
VDDQ3
C3
1.8
1.8
MCKEN
K2
CKE
VDDQ4
C7
1.8
VDDQ5
C9
1.8
VDDQ6
E9
1.8
1.8
MCS#
L8
CS
VDDQ7
G1
1.8
VDDQ8
G3
1.8
1.8
MRWE#
K3
WE
VDDQ9
G7
1.8
VDDQ10
G9
1.9
1.8
MRAS#
K7
RAS
1.8
VDD1
A1
1.9
1.8
MCAS#
L7
CAS
VDD2
E1
1.8
VDD3
J9
1.8
VDD4
M9
1.8
1.8
MEM_DQM0#
F3
LDM
VDD5
R1
1.9
1.8
MEM_DQM1#
B3
UDM
1.8
VDDL
J1
1.8
0
MEM_ODT
K9
ODT
VSSDL
J7
1.9
0
MEM_QS0
F7
LDQS
VSSQ1
A7
1.9
0
MEM_QS0#
E8
LDQS
VSSQ2
B2
0
VSSQ3
B8
0
VSSQ4
D2
1.9
0
MEM_QS1
B7
UDQS
VSSQ5
D8
1.8
0
MEM_QS1#
A8
UDQS
VSSQ6
E7
0
VSSQ7
F2
0
VSSQ8
F8
0.9
0
J2
VREF
VSSQ9
H2
0
VSSQ10
H8
3.3
0
NC
A2
NC#A2
3.3
0
NC
E2
NC#E2
VSS1
A3
3.3
0
NC
L1
NC#L1
VSS2
E3
3.3
0
NC
R3
NC#R3
VSS3
J3
3.3
0
NC
R7
NC#R7
VSS4
N1
3.3
0
NC
R8
NC#R8
VSS5
P9
NOTE:THE DC VOLTAGE AT EACH PART WAS MEASURED
NOTE: THIS SCHEMATIC DIAGRAM IS THE LATEST AT THE TIME
WITH THE DIGITAL TESTER WHEN THE COLOR BROADCAST
OF PRINTING AND SUBJECT TO CHANGE WITHOUT NOTICE
WAS RECEIVED IN GOOD CONDITION AND PICTURE IS NORMAL.
E
F
G
4-LAYER
6-LAYER
CEF272A
CEF251A
DDR2 PIN Name
CEF276A
CEF254A
A12
MEM_AA12
MEM_AA12
A11
MEM_AA11
MEM_AA11
A10
MEM_AA10
MEM_AA10
A9
MEM_AA5
MEM_AA9
MEM_DQA9
A8
MEM_AA7
MEM_AA8
A7
MEM_AA2
MEM_AA7
MEM_DQA8
A6
MEM_AA6
MEM_AA6
A5
MEM_AA8
MEM_AA5
A4
MEM_AA4
MEM_AA4
A3
MEM_AA3
MEM_AA3
MEM_DQA7
A2
MEM_AA9
MEM_AA2
MEM_DQA6
A1
MEM_AA1
MEM_AA1
MEM_DQA3
A0
MEM_AA0
MEM_AA0
MEM_DQA2
MEM_DQA4
DQ15
MEM_DQA14
MEM_DQA15
MEM_DQA1
DQ14
MEM_DQA12
MEM_DQA14
MEM_DQA5
DQ13
MEM_DQA15
MEM_DQA9
MEM_DQA0
DQ12
MEM_DQA9
MEM_DQA10
DQ11
MEM_DQA8
MEM_DQA8
C2492
1 B
DQ10
MEM_DQA13
MEM_DQA12
C2481
0.1 B
DQ9
MEM_DQA11
MEM_DQA11
C2493
0.1 B
DQ8
MEM_DQA10
MEM_DQA13
C2482
0.1 B
DQ7
MEM_DQA6
MEM_DQA7
C2494
1 B
DQ6
MEM_DQA7
MEM_DQA6
C2483
0.1 B
DQ5
MEM_DQA2
MEM_DQA3
C2495
0.1 B
DQ4
MEM_DQA3
MEM_DQA2
C2484
0.1 B
DQ3
MEM_DQA4
MEM_DQA4
C2496
1 B
DQ2
MEM_DQA0
MEM_DQA1
C2485
0.1 B
DQ1
MEM_DQA5
MEM_DQA5
DQ0
MEM_DQA1
MEM_DQA0
C2497
1 B
C2486
0.1 B
C2498
1 B
C2487
0.1 B
C2499
1 B
B2406
FCM1608KF-151T06
C2490
6.3V
220
TZV
PCBDH0
CEF251
F
G
H
8
7
6
5
4
3
2
1
H
H-4

Advertisement

Table of Contents
loading

Table of Contents