Epson E0C6001 Technical Manual page 137

Cmos 4-bit single chip microcomputer
Table of Contents

Advertisement

E0C6001 TECHNICAL SOFTWARE
Mne-
Classification
Operand
monic
B
Stack
POP
YH
1
operation
YL
1
instructions
F
1
LD
SPH, r
1
SPL, r
1
r, SPH
1
r, SPL
1
Arithmetic
ADD
r, i
1
instructions
r, q
1
ADC
r, i
1
r, q
1
SUB
r, q
1
SBC
r, i
1
r, q
1
AND
r, i
1
r, q
1
OR
r, i
1
r, q
1
XOR
r, i
1
r, q
1
CP
r, i
1
r, q
1
FAN
r, i
1
r, q
1
RLC
r
1
RRC
r
1
INC
Mn
1
DEC
Mn
1
ACPX
MX, r
1
ACPY
MY, r
1
SCPX
MX, r
1
SCPY
MY, r
1
NOT
r
1
II-56
Operation Code
A
9
8
7
6
5
4
3
2
1
1
1
1
1
1
0
1
1
0
0
1
1
1
1
1
0
1
1
0
0
1
1
1
1
1
0
1
1
0
1
1
1
1
1
1
1
0
0
0
r1
1
1
1
1
1
1
1
0
0
r1
1
1
1
1
1
1
0
0
1
r1
1
1
1
1
1
1
1
0
1
r1
1
0
0
0
0
r1
r0
i3
i2
i1
0
1
0
1
0
0
0
r1
r0
q1
1
0
0
0
1
r1
r0
i3
i2
i1
0
1
0
1
0
0
1
r1
r0
q1
0
1
0
1
0
1
0
r1
r0
q1
1
0
1
0
1
r1
r0
i3
i2
i1
0
1
0
1
0
1
1
r1
r0
q1
1
0
0
1
0
r1
r0
i3
i2
i1
0
1
0
1
1
0
0
r1
r0
q1
1
0
0
1
1
r1
r0
i3
i2
i1
0
1
0
1
1
0
1
r1
r0
q1
1
0
1
0
0
r1
r0
i3
i2
i1
0
1
0
1
1
1
0
r1
r0
q1
1
0
1
1
1
r1
r0
i3
i2
i1
1
1
1
0
0
0
0
r1
r0
q1
1
0
1
1
0
r1
r0
i3
i2
i1
1
1
1
0
0
0
1
r1
r0
q1
0
1
0
1
1
1
1
r1
r0
r1
1
1
0
1
0
0
0
1
1
r1
1
1
1
0
1
1
0
n3
n2
n1
1
1
1
0
1
1
1
n3
n2
n1
1
1
1
0
0
1
0
1
0
r1
1
1
1
0
0
1
0
1
1
r1
1
1
1
0
0
1
1
1
0
r1
1
1
1
0
0
1
1
1
1
r1
1
0
1
0
0
r1
r0
1
1
1
Flag
Clock
0
I D Z C
0
5
YH
M(SP), SP
1
5
YL
M(SP), SP
↑ ↑
5
F
M(SP), SP
0
5
SPH
r
r0
r0
5
SPL
r
r0
5
r
SPH
r0
5
r
SPL
i0
7
r
r+i3~i0
q0
7
r
r+q
i0
7
r
r+i3~i0+C
q0
7
r
r+q+C
r
r-q
q0
7
7
r
r-i3~i0-C
i0
q0
7
r
r-q-C
i0
7
r
r i3~i0
q0
7
r
r q
i0
7
r
r i3~i0
q0
7
r
r q
i0
7
r
r i3~i0
q0
7
r
r q
i0
7
r-i3~i0
7
r-q
q0
i0
7
r i3~i0
q0
7
r q
r0
7
d3
d2, d2
r0
5
d3
C, d2
n0
7
M(n3~n0)
n0
7
M(n3~n0)
r0
7
M(X)
M(X)+r+C, X
r0
7
M(Y)
M(Y)+r+C, Y
7
M(X)
M(X)-r-C, X
r0
r0
7
M(Y)
M(Y)-r-C, Y
1
7
r
r
Operation
SP+1
SP+1
SP+1
d1, d1
d0, d0
C, C
d3
d3, d1
d2, d0
d1, C
d0
M(n3~n0)+1
M(n3~n0)-1
X+1
Y+1
X+1
Y+1

Advertisement

Table of Contents
loading

Table of Contents