Pl-Side: Ddr4 Sodimm Socket - Xilinx ZCU104 User Manual

Hide thumbs Also See for ZCU104:
Table of Contents

Advertisement

PL-Side: DDR4 SODIMM Socket

[Figure
2-1, callout 3]
The XCZU7EV PL-side banks 64, 65, and 66 are wired to DDR4 SODIMM socket J1. The
ZCU104 kit is shipped without a DDR4 SODIMM installed.
The recommended SODIMM is:
Manufacturer: Micron
Part Number: MTA8ATF51264HZ-2G6B1
Description:
4 GByte (x64), 260-pin
°
512 Meg x 8
°
Single rank
°
DDR4-2666
°
The ZCU104 XCZU7EV FFVC MPSoC PL DDR interface performance is documented in the
Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)
The DDR4 0.6V VTT termination voltage is supplied from sink-source regulator U177. The
DDR4 SODIMM socket J1 connections are listed in
Table 3-4: DDR4 SODIMM Socket J1 Connections to FPGA PL Banks 64, 65, and 66
XCZU7EV
(U1) Pin
AH8
DDR4_SODIMM_A0
AG8
DDR4_SODIMM_A1
AF8
DDR4_SODIMM_A2
AG10
DDR4_SODIMM_A3
AG11
DDR4_SODIMM_A4
AH9
DDR4_SODIMM_A5
AG9
DDR4_SODIMM_A6
AH13
DDR4_SODIMM_A7
AK10
DDR4_SODIMM_A8
AJ10
DDR4_SODIMM_A9
AL8
DDR4_SODIMM_A10
AK8
DDR4_SODIMM_A11
AL12
DDR4_SODIMM_A12
AK12
DDR4_SODIMM_A13
ZCU104 Board User Guide
UG1267 (v1.1) October 9, 2018
Net Name
I/O Standard
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
SSTL12_DCI
www.xilinx.com
Chapter 3: Board Component Descriptions
Table
3-4.
DDR4 SODIMM Memory J1
Pin Number
144
133
132
131
128
126
127
122
125
121
146
120
119
158
Send Feedback
[Ref
3].
Pin Name
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12
A13
29

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents