Service VP12 / F1S/K1M/N1M/U1M Manual DLP Projector VP-12S1 TABLE OF CONTENTS SECTION PAGE 1. TECHNICAL SPECIFICATIONS ....................1 2. DISASSEMBLE PROCEDURE ..................... 2 3. ADJUSTMENT PROCEDURE ...................... 8 4. UPDATE FIRMWARE AND SUB µ-COM ..................16 5. CHECK LIST FOR TROUBLESHOOTING ................. 24 6.
Page 2
Parts for your MARANTZ equipment are generally available to our National Marantz Subsidiary or Agent. ORDERING PARTS : Parts can be ordered either by mail or by Fax.. In both cases, the correct part number has to be specifi ed.
1. TECHNICAL SPECIFICATIONS Optical characteristics GENERAL Panel ............... 0.85inch 16:9 Power requirement (F)......AC 100V, 50/60 Hz ............1,280 x 720 pixels (K/N/U)... AC 100-120V / 220-240V, 50/60 Hz ........Digital Micromirrory Device Power consumption ..........< 250 W Lamp......... Super High Pressure 150 W Standby consumption ..........<...
2. DISASSEMBLE PROCEDURE 1. Disassemble of the lens ring. 1) Turn the ring (170B) counter clockwise and remove the ring. 2) Remove 3 screws (167B) and remove the focus ring (165B). 3) Remove 3 screws (162B) and remove the zoom ring (160B). 160B 162B 165B...
Page 5
4. Disassemble of the top case. 045B TOP CASE 1) Remove 4 screws (200B), 3 screws (045B) and the screw 045B 001B (202B) from the top and bottom case. 200B J334 2) Disconnect the 2 connectors (J334 and J329) from the top 202B 045B case.
Page 6
1) Remove 2 screws. (059B) 045C 001C 2) Remove the adjusters (001C) and 4 screws. (045C) 059B 3) Remove the bottom case (050B) vertically. 059B 045C 001C 050B Fig.5-3 6. Disassemble of the PCB shield and the duct shield. 217G 215G (Top case side).
Page 7
8. Disassemble of the base of lens. LAMP CASE 150G 157G 153G 1) To remove a lens base (UN04), a procedure (Fig.10 - UN04 Fig.13) is required. Because the screw (157G) is hidden by LENS BASE 155G the duct of the fan for lamp cooling (M703). 2) Remove the 6 screws (157G) and 2 screws (157G), after 157G the process 1).
Page 8
10. Disassemble of the shield for PCB of bottom side. 311G 1) Remove 4 screws (311G) and remove the shield(310G) for 302G PCB. 310G 2) Remove 9 screws (302G) and the shield(300G) for PCB. 302G 302G 300G Fig.10 11. Disassemble of the FORMATTER PCB and the EXTEND J002 PCB.
Page 9
12. Disassemble of the SSB2 PCB, the SSB1 PCB and the 250G SSB2 PCB 247G IFC PCB. P801 247G 1) Remove 3 screws (247G) and the screw (250G). 2) Disconnect 2 connectors (A : J321 and J322). 250G 3) Remove the SSB2 PCB (P801) vertically, and disconnect to 250G SSB1 PCB (P701).
3) Luminance Ramp test signal generator (monochrome) . 2. Connections 1) Confi rm that power cord is not connected to VP-12S1. 2) Connect RS-232C terminal on your PC and VP-12S1 with the RS-232C cable. 3) Input the "Luminance Ramp test signal" signal to VP-12S1’s video input.
Page 11
2. 2. Control data output port. (Port number for VP-12S1) This is the port No. of the RC-232C terminal for output to VP-12S1. Select the COM Port No. of the RS-232C terminal that is connected to VP-12S1. Click OK 3) Select Color Wheel Adjustment Program Select "Color Wheel Adj."...
Page 12
Click Adj. Start VP-12S1 turns on power automatically at this moment. * If VP-12S1 is not turned on after 20 to 30 seconds, click Exit to terminate the program, disconnect power cord and do this procedure from 3 - 2) again.
Page 14
The display returns to the starting display. 2) Click Exit to terminate VPCADJ program. 3) Turn off power. 4) After VP-12S1 is turning into standby mode, disconnect power cord from VP-12S. 5) Disconnect the RS-232C cable from VP-12S1. All the adjustment procedure is completed.
Page 15
Connect CL-200 and your PC(RS-232C terminal) with the CL-200’s cable. Connect RS-232C terminal on your PC and VP-12S1 with the RS-232C cable. Input "100% white signal" to VP-12S1’s component input. LAN cable CL200 * Do not connect power cord at this time.
Page 16
2. 2. Control data output port. (Port number for VP-12S1) This is the port No. of the RC-232C terminal for output to VP-12S1. Select the COM Port No. of the RS-232C terminal that is connected to VP-12S1. Click OK 4.
Page 17
6. Finish Adjustment 1) After all adjustment is done, press Standby key to turn off "Soft Power". 2) After VP-12S1 is turning into standby mode, disconnect power cord from VP-12S. 3) Disconnect RS-232C cable from VP-12S1. 4) Turn off power of CL-200.
C:\VP-12S1\fl ash.hex C:\VP-12S1\romcode.hex C:\VP-12S1\gui.hex 2. Connection Confi rm that power cable is not connected to VP-12S1. Connect J333 on P701 PCB (VP-12S1) and RS-232C terminal on your PC with the specialized RS-232C cable(reset button) that is designed for this task.
Page 19
5. Selecting fi le Select the folder that has the defi ne fi le. Then select "pwSKD.inf" fi le. Example: C:\VP-12S1\pwSKD.inf Click Open button to load the defi ne fi le. 6. Finish Confi guration Click Flash button to start uploading.
Page 20
7. Start Uploading Press the reset button on the specialized RS-232C cable. 8. Uploading The progress bar is displayed on the right bottom side. The bar grows upon the progress. The following 4 fi les will be uploaded continuously. 1. fl ash.hex 2.
Page 21
When uploading is completed, display returns to just before uploading started. Click Close button to terminate the up-grader program. Press Standby key to turn off the soft power (VP-12S1). After turning off the soft power, disconnect power cord from VP-12S1.
Page 22
3) Copy Vp12_frm.mot to the hard disk. Ex. C:\VP-12S1\H8\VPWriter\Vp12_frm.mot 2. Connection 1) Confi rm that power cord is not connected to VP-12S1. 2) Connect RS-232C terminal on your PC and VP-12S1 with the RS-232C straight cable as shown in the picture below.
Page 23
Start display Mark the COM Port number 3) Then, click Browse to select the fi le to be written to the micro computer. Ex. C:\VP-12S1\H8\VPWriter\Vp12_frm.mot 4) Select the fi le "Vp12_frm.mot". Click Vp12_frm.mot Click Open 5) Start writing. Click Start Caution: Do not disconnect power cord while writing.
Page 24
To terminate the program, click Exit. 4. Finish Writing Procedure 1) Disconnect power cord from VP-12S1. 2) Confi rm that all LEDs are not light. 3) Disconnect the RS-232C cable from VP-12S1. All the fi rmware writing procedure is completed.
5. CHECK LIST FOR TROUBLESHOOTING Symptom Condition check Check Parts and Components No Power STANDBY LED Remote control doesn't work ->P701(Small Signal PCB) (Lamp lights Key input doesn't work ->P903 (Key Input PCB) doesn’t light) ->P701(Small Signal PCB), W014(VSS)cable Blue POWER ON Lamp on signal is not output from P701 to P101 ->J324 output connector, W003(VFM) LED stays lit cable...
Page 27
Condition check Check point PCB etc Cause Vartial stripes on picture P301 Bad contact on J013, J014 P401 Bad contact on J011, J012 P101 Bad contact on J009 Lamp doesn't light (Warnig fl ashes) UN01 Balast PCB(UN02) malfunction Lamp doesn't light (Warnig doesn’t fl ash) P701 Light-on signal is not output to P101 Green picture...
6. i.LINK i.LINKTM is the trademark for the world standard IEEE1394 digital transfer protocol. It is a high-speed, high volume wired network system, capable of transferring all types of digital data among practically all types of digital products. With i.LINK, you can create a network of interconnected audio/visual products, VAIO computers and peripherals, all sharing movies, music, photographs, text and control signals back and forth freely and easily.
10. MICROPROCESSOR AND IC DATA ICM6 : P89C51RD2 (LQFP44:plastic low profi le quad fl at package:44 leads) PIN NO. PORT NAME SYMBOL TYPE FUNCTION 1 P1.5/CEX2 LED_2 Interrupt indicator of frame 2 P1.6/CEX3 I2C_SCL I2C serial clock 3 P1.7/CEX4 I2C_SDA I2C serial data 4 RST RESET HI=reset...
Page 43
ICG3 : HD64F3067RVF (100pin QFP) 58 P60/WAITX O RST_FPGA High 59 P61/BREQX O PRG_FPGA EXT. PU Low High Pin Description 60 P42/BACKX DONEFPGA EXT. PU Pin Description I/O Signal PU/PD Active Initial 61 P67/CLKOUT EXT. PU 1 Vcc +3.3V 62 STBYX STBY EXT.
Page 45
CKEXT External Clock Input (optional) This pin may be used to provide an external clock to the AD9884A, in place of the clock internally-generated from HSYNC. This input is enabled by programming EXTCLK to 1. When an external clock is used, all other internal functions operate normally.
Page 46
ICA2 : AD9884A Pin Name Function ANALOG INTERFACE REFOUT Internal Reference Output Output from the internal 1.25 V bandgap reference. This output is intended to drive relatively light loads. It can drive the AD9884A Reference input directly, but should be externally buffered if it is used to drive other loads as well. The absolute accuracy of this output is ±4%, and the temperature coeffi...
Page 47
IC73 : µPD64082 Symbol I/O Level Buffer type Description PU/PD [k ] DGND Digital section ground MA7-MA0 TTL 3-state 1 mA Address output for external EDO memory MCAS TTL 3-state 1 mA CAS output for external EDO memory (active-low) TTL 3-state 1 mA WE output for external EDO memory (active-low) TTL 3-state 1 mA OE output for external EDO memory (active-low)
Page 48
IC73 : µPD64082 Analog C-DAC analog C signal output Analog Y-DAC analog Y signal output CBPY Analog Y-DAC phase compensation output AGND Y-DAC and C-DAC ground AGND Y-ADC ground Symbol I/O Level Buffer type Description PU/PD [k ] Analog Y-ADC analog composite signal or Y signal input VCLY Analog Y-ADC clamp potential output...
Page 49
ICF2 : SAA7118 PINNING SYMBOL TYPE DESCRIPTION QFP160 BGA156 SYMBOL TYPE DESCRIPTION QFP160 BGA156 digital supply voltage 5 (peripheral cells) DDD5 ASCLK audio serial clock output DNC6 do not connect, reserved for future extensions and for testing ALRCLK O/st/pd audio left/right clock output; can be strapped to supply via a 3.3 kΩ resistor AI41 analog input 41 to indicate that the default 24.576 MHz crystal (ALRCLK = 0;...
Page 50
ICF2 : SAA7118 SYMBOL TYPE DESCRIPTION QFP160 BGA156 MSB − 4 of expansion port data XPD3 MSB − 5 of expansion port data XPD2 digital supply voltage 11 (peripheral cells) DDD11 digital ground 11 (peripheral cells) SSD11 MSB − 6 of expansion port data XPD1 XPD0 LSB of expansion port data...
Page 51
IC96 : FLI2220 Pin Connections and Functions Pin # Name Description Pin # Name Description Input Signals (cont.) Digital Output Signals (cont.) Pin # Name Description 97-98, R/VOUT Red or Cr chrominance output bus. In the RGB mode this output is the Red signal, in the YUV HBLANKI Horizontal input blanking signal.
12. ELECTRICAL PARTS LIST NOTE ON SAFETY FOR FUSIBLE RESISTOR : ASSIGNMENT OF COMMON PARTS CODES. RESISTORS The suppliers and their type numbers of fusible resistors : 1) GD05 × × × 140, Carbon film fixed resistor, ±5% 1/4W are as follows; : 2) GD05 ×...
Page 56
CHIP DIODE U1BC44 HZ20032050 D806 HZ20032050 CHIP DIODE U1BC44 1A HZ20032050 D807 HZ20032050 CHIP DIODE U1BC44 1A HZ20032050 D808 HZ21105000 CHIP DIODE 1SS361 DAN222 HZ21105000 NOTE : "nsp" PART IS LISTED FOR REFERENCE ONLY, MARANTZ WILL NOT SUPPLY THESE PARTS.
Page 57
EY10701620 ELECT. CHIP 100µF 16V EY10701620 R851 CHIP 22Ω ±5% 1/16W NN05220610 P503-RESISTORS R852 CHIP 100Ω ±5% 1/16W NN05101610 R301 CHIP 2.2kΩ ±5% 1/16W NN05222610 NOTE : "nsp" PART IS LISTED FOR REFERENCE ONLY, MARANTZ WILL NOT SUPPLY THESE PARTS.
Page 58
CHIP TRS. 2SC4116GR HX341161C0 Q4W3 HX341161C0 CHIP TRS. 2SC4116GR HX341161C0 P903-MISCELLANEOUS S4W1 SP01012120 PUSH SWITCH SKQGADE010 SP01012120 S4W5 S4W6 SP01013810 PUSH SWITCH SKHUPFE010 SP01013810 S4W9 NOTE : "nsp" PART IS LISTED FOR REFERENCE ONLY, MARANTZ WILL NOT SUPPLY THESE PARTS.