Special Function Registers (Sfrs) - Texas Instruments MSP430FG461x series Manual

Table of Contents

Advertisement

MSP430FG4619, MSP430FG4618, MSP430FG4617, MSP430FG4616
MSP430CG4619, MSP430CG4618, MSP430CG4617, MSP430CG4616
SLAS508J – APRIL 2006 – REVISED JUNE 2015
6.5

Special Function Registers (SFRs)

The MSP430 SFRs are in the lowest address space and are organized as byte mode registers. SFRs
should be accessed with byte instructions.
Legend
rw
rw-0, rw-1
rw-(0), rw-(1)
6.5.1 Interrupt Enable 1 and 2
7
Address
0h
WDTIE
Watchdog timer interrupt enable. Inactive if watchdog mode is selected.
Active if watchdog timer is configured as a general-purpose timer.
OFIE
Oscillator fault-interrupt enable
NMIIE
Nonmaskable interrupt enable
ACCVIE
Flash access violation interrupt enable
7
Address
BTIE
01h
rw*0
UCA0RXIE USCI_A0 receive-interrupt enable
UCA0TXIE USCI_A0 transmit-interrupt enable
UCB0RXIE USCI_B0 receive-interrupt enable
UCB0TXIE USCI_B0 transmit-interrupt enable
URXIE1
USART1 UART and SPI receive-interrupt enable
UTXIE1
USART1 UART and SPI transmit-interrupt enable
BTIE
Basic timer interrupt enable
52
Detailed Description
Product Folder Links:
Bit can be read and written.
Bit can be read and written. It is Reset or Set by PUC.
Bit can be read and written. It is Reset or Set by POR.
SFR bit is not present in device
6
5
ACCVIE
NMIIE
rw*0
rw*0
6
5
UTXIE1
URXIE1
rw*0
rw*0
Submit Documentation Feedback
MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619
MSP430CG4618 MSP430CG4617 MSP430CG4616
4
3
2
4
3
2
UCB0TXIE
UCB0RXIE
rw*0
rw*0
Copyright © 2006–2015, Texas Instruments Incorporated
www.ti.com
1
0
OFIE
WDTIE
rw*0
rw*0
1
0
UCA0TXIE
UCA0RXIE
rw*0
rw*0

Advertisement

Table of Contents
loading

Table of Contents